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SUMMARY
This user's design manual describes the STAR system
developed by NASA which enables any user with a logic diagram
to design a semicustom digital MOS integrated circuit. The
system is comprised of a library of standard logic cells and
computer programs to place, route, and display designs
implemented with cells from the library.
Library cells of the CMOS metal gate and CMOS silicon
gate technologies were simulated using SPICE, and the results
are shown and compared.
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CHAPTER 1. INTRODUCTION TO THE STAR DESIGN SYSTEM
c	
,
i
A, PURPOSE AND PHILOSOPHY
The Standard Transistor ARray (STAR) design system is a two layer
metal interconnect semicustom approach to the design and fabrication of
digital MOS integrated circuits. The development of STAR has stemmed
from an attempt to incorporate the best features of both custom and
semicustom approaches to integrated circuits. The true custom circuit
forces the generation of a complete set of masks and full range processing
for each design iteration. Characteristics of true custom circuits are
high device density, long design cycle times, the maximum number
of processing steps, and high costs. In the semicustom circuit,: each
application forces the generation of a set of interconnect masks only,
and limited processing. The basic array is preprocessed and stockpiled
until utilized. Characteristics of single metal interconnect semicustom
circuits are low device density, short design cycle time, minimum
number of processing steps, and low development cost. The STAR system is
an attempt to optimize these characteristics into an integrated design
system that would yield high device density, short design cycle times,
and, in addition, provide for changes in device and processing technology.
The STAR consists of a predefined array of transistors superimposed
on a .common grid system. To realize a given circuit design requires
the transistors be interconnected in the required manner. Since the
arrays have been preprocessed to the point of metallization, each STAR
circuit design is realized by the creation of three custom masks that
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define the first layer of metal, the ?BIAS, and the second layer of
metal.
A standard-cell approach is used to simplify the specification
of the interconnection on the STAR. Hence, the design procedure
consists of the selection of standard-cells from a cell library, the
placement of these cells on the STAR, and finally the specifications
of the interconnection routes between the cells. This procedure
I
can be performed utilizing either manual or computer-aided design
techniques. Interconnection data is then input into artwork generation 	 i
x
software to create the three custom masks needed for the final 	 F
processing of the device. The simple grid system provides for adequate
displays on line printer output without the need for expensive inter-
active graphics.
The STAR ib designed to accept a wide range of application methods
that include manual placement and routing, line printer display,
interactive graphics placement and routing, and automatic placement
and routing. The software to support these techniques has been developed
and is currently being used. Figure 1.1 describes the STAR design
procedure.
As technologies change there is a need for the design system to
follow the technologies without the need for a major overhaul of the
software already developed. The STAR system provides such flexibilty
r
since only the array understructure need be redefined and proc(seed
in the new technology. Wire routes, gate locations, and source-
drain contacts are maintained at fixed locat±ons.Ill
B. OVERVIEW OF MANUAL
The intent of this manual is to enable a user who has no prior
experience with the STAR design system or integrated circuit fabrication
to design a semicustom digital MOS integrated circuit from a logic
diagram. Information is supplied on the structure of the array itself,
available logic cells, and the software necessary to complete the design.
The second chapter of this manual describes the transistor array
and the cells which currently comprise the Standard Cell Library.
Included is an example cell layout and instructionF on how to interpret
the symbols used to display a STAR layout. A section on creation of
new standard cells is also included in this chapter.
The information on how to use the STAR design system software
is contained in Chapter 3. The five STAR programs are explained and
an example design is taken from the logic diagram phase to the STAR
symbolic composite layout. Alsc included in the third chapter are
guidelines for file management on the XFROX SIGMA/7 computer system
for the STAR programs.
L
k
	
	
Chapter 4 gives a brief description of the STAR periphereal
circuitry. This section is included for manual layout considerations
and for determining the drive capability of the cell.
The last chapter describes how the dynamic performance data for
the standard cells were obtained. The parameters for determining the
device model are given in tabular form.
The Appendix contains the Standard cell data sheets which includes
the logic functions, pin numbera and dynamic data.
4
CHAPTER 2. ARRAY/STANDARD CELL STP,UCTURC
AND DES J %N COPS I DE RAT I OPTS
A. INTRODUCTION
This chapter describes the physical structure of the Standard
Transistor Array and how it is interconnected to implement a logic
function. The concept and format of the Standard Cell Library is
explained, as well as the method for adding new cells to it. Each
of the cells presently in the Library are explained in detail. A
section is presented on items to consider before choosing the logic
cells used in a djsign. Also included is a section on interpreting
the symbolic display of a STAR cell.
B. ARRAY DESCRIPTION
The Standard Transistor Array consists of alternating rows of P
and N type devices that have been `esigned around a common grid system.
The array has been defined in CMOS-bulk metal gate, CMOS-SOS silicon
gate, CCL (Closed Contoured Logic)-SOS, and CCL-bulk MOS technologies.
Initial emphasis has been placed on the CMOS-bulk and CMOS-SOS tech-
nologies v-ith arrays having been processed in these technologies.
Figure 2.1 shows the basic array elements and the grid structure of
these two technologies.
The grid used in the array has been initially established at 0.8
mil to accomodate 0.5 mil metal lines and 0.3 mil VIAS. The array
density is 7.68 mil t/device in the basic element. The gates of the
devices, source and drain contacts, and interconnecting routes are
5
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A' restricted to the grid systeci which is organized to provide local and
rfj
global wiring channels to efficiently interconnect the devices.
	 In
general, the vertical routing is done in the first level metal and the
horizontal routing in second level metal.
	 There are three horizontal
routing channels between the P and N devices that are used for local
routing or to create logic cells.
	 Two horizontal global channels
1
exist above and below the power buses, for a total of four, to allow
for interconnection to other logic cells.
	 In the vertical direction,
alobal channel exists oneg	 grid to the left of each gate.
	 All of
the possible routing channels are illustrated in Figure 2.2.
The devices within the array are sized for logic loads and are
connected in parallel to create buffers for driving large off-chip
'.rl
-, i loads.	 The array is surrounded by multiple use pad cells that are
convertible into input, output, and power pads by the proper placement
of wiring segments within the pad cell as it is routed.
	 More informa-
tion on the STAR periphery is given in Chapter 4.
Three sizes of the array have been created that include a 384
»j transistor (90x80 mils), a 1728 transistor (162x131 mils), and a 5264
transistor (254x208 mils) version.
	 The three arrays are shown in
Figures 2.3, 2.4, and 2.5 respectively.
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1728 TRANSISTORS	 162 X 131 MILS
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figure 2.4 1728 Transistor STAR
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Figure 2.5 5264 Transistor STAR
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C.	 STAR STANDARD CELL LIBRARY
A logic cell family for the STAR, called the Standard Cell Library,
has been created and put on disc storage.	 It consists of the normal
building blocks for digital logic design.	 However, the library is
open-ended to allow the user to define and design new cells to meet
psrtic+filar requirements in the most efficient manner possible.
	
Creation
of new cells will be discussed in a later section of this chapter.
Figure 2.6 illustrates an example of a typical logic cell
contained in the library.	 It shows the CMOS-Bulk metal gate array
}
3
layout and a two-input NOR STAR cell configuration.	 Each cell begins j
and ends with source connections to their respective power buses and
the cell extends horizontally utilizing the number of transistors
required for the logic.	 In the example shown, eight transistors (or
four transistor pairs) are required. 	 It can be seen how the channels
are used to cake intracell connections.
The software working form of the library contains the wiring
segments of the cell in X-Y coordinates along with a segment identifier
for each segment.
	 Also, a reference point is established at the cell's
starting point on the ground bus, v th this point being used as the
placement point for reuse of the cell. 	 This information is utilized by
the STAR automatic routing software to correctly route user specified
logic cell interconnecting nets.	 The format of the Standard Cell
Library is shown in Figure 2.7 for the two-input NOR cell, which was
pictured tn Figure 2.6.
12
IW() IN"" N(IM CEll NO 1170 
\/'-------r-----------
II()-_-~ 
~-+---_1---_o )( 
)( . A'II 
GNO----~ ____ L_ __ _ 
SCHEMATIC l OGle SYMBOL AND 10UA I 'liN 
IIlf 
n o 
liAH I" MEIAl 1NO Mt I Al lilA 
U 4 M· I IOI'.' 
Figure 2.6 Typical STA~ Logic Cell 
13 
... ~.~ --
Figure 2.7 Standard Cell Library Fc
14
-V 4L
------ ------
ORIGINAL PAGE 19
OF POOR QUALITY
SEGMENT
LEVEL NO. xi yl	 X2 v.2 IDEITTMER
7 0 8.0	 0 8.0 Pool
6 0 8.0	 0 6.0 Pool
6 0 2.0	 0 0.0 C112
7 0 0.0	 0 0.0 C112
6 2 7.5	 2 5.0 PLUS
'^6 2 7.0	 3 7.0 PLUS
6 3 7.0	 3 8.0 PLUS
7 3 8.0	 3 8.0 PLUS
6 2 3.0	 2 0.5 MIND
6 2 1.0	 3 1.0 GLAND
6 3 2.0	 3 0.0 LNND
7 3 0.0	 3 0.0 GlTkTD
6 9 2.0	 9 0.0 GNND
7 9 0.0	 9 0.0 GNND
6 9 8.0	 9 6.0 PLUS
7 9 8.0	 9 8.0 PLUS
6 5 7.5	 5 0.5 P002
6 8 7.5	 8 0.5 P002
6 3 6.0	 3 4.0 P003
7 3 4.0 4.0 P004
8 3 4.0	 6 4.0 P004
7 6 4.0	 6 4.0 P004
6 6 4.0	 6 2.0 P004
6 6 6.0	 '6 6.0 P333
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D. STIR SYMBOLIC DISPLAY
Because the STAR system was designed to display on line printer
output without the need for expensive graphics, the output must be
symbolic. Furthermore, the &ymbols used must be universal to line
printers. To more fully interact with the STAR system, such as
verifying design results or creating a new logic cell, the user must
be able to interpret this symbolic output.
Figure 2.8 illustrates the symbolic display of the two-input NOR
cell 1120 shown in Figure 2.6. This figure was displayed using the
data from the STAR cell library, as shown in Figure 2.7. Figure 2.8a
shows the symbolic layout with the cell number (the reference point) in
the lower left-hand corner in the vertical direction (C112). Pin
numbers and bus connections are also displayed. P001 is always the
first connection to the plus supply. Ptn numbers greater than 100
denote internal connections (for example, P333). The two inputs are
P002 and P003 and the output of the cell is P004. PLUS and GNND refer
to connections to the plus and ground buses, respectively.
i
Figure 2.8b depicts the same layout, but without the pin numbers.
The p and n diffusions are on grid rows 6 and 2, respectively. Tran-
sistors are then formed on every third grid column, starting at column
2. The power buses are represented by the rows of equal signs (^),
The I's represent the top layer metal, while sixth layer metal is
shown as a line of dashes (---). Where these two metal lines cross
i
but do not form a connection is given by a plus sign (+). A connection 	 j
	
Pi	 I
between the two metal lines or a connection from a metal line to a power
	
1	 ^
-a
bus (called a VIA) is represented by a li.
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(a) Line Segments and Pin Numbers
(b) Line Segments Only
Figure 2.8 STAR-CELL Symbolic Display
The line segment data for the layout shown in Figure 2.8 was
obtained from the file shown in Figure 2.7. The first column indicates
the level of the segment. Level 6 is horizontal metal (---), level 7
is a VIA (#), and level 8 is the top layar metal (I). The next four
columns represent the X and Y coordinates of the endpoints of the
segment. The next column is the segment identifier. For example,
on the first line, level 7 indicates a VIA and it is located from
coordinates 0,8 to 0,8, which is a connection of P001 to the plus
supply.
When a design is displayed using the STAR-PRINT program, the
output will resemble Figure 2.8a, except net numbers will also be
included, and the power buses will be represented by dashes ( --- ).
Nets are connections to other cells and usually occupy the global
channels. T7ge net identifiers all begin with an N, such as N010.
E. CREATING A NEW STAR CELL
If the need arises for a cell which is not contained in the
Standard Cell Library, the user can easily create it and add it to the
library.
After the logic function of the new cell has been determined, the
circuit schematic should be drawn like the schematics on the data sheets
and the example shown in Figure 2.9. If an existing cell is similar
to the new cell, it can be used as the format for the layout of the new
cell or modified to form the -new cell.
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Figure 2.9 Example Circuit Schematic
Using the grid coordinates discussed in the preceding sections,
the layout of the cell should next be developed, as 'illustrated in
Figure 2.6. VIAS should be clearly marked so as not to be mistaken
as crossovers. The leVA ,3 of interconnection should also be represented
differently (such as crosshatching).
Each of the line segments should be identified as discussed the
preceding section and shown in Figure 2.10. It should be made certain
that the cell reference point and :001 are clearl y identified.
'"	 .I
Figure 2.10 example Tell Layout
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A tabular listing o:. the line segments should now be compiled,
including the X and Y starting and stopping coordinates as partially
shown below.
SEGMENT
40. LEVEL NO. X1 Y1 X2 Y2 IDENTIFIER
1 7 0 0.0 0 0.0 C112
i 6 0 0.0 0 2.0 C11.2
3 6 0 6.0 0 8.0 POOI
4 7 0 8.0 0 8.0 P00l
Creating this listing requires knowing the line segment ' s level
and its X and Y coordinates. By comparing Figure 2.7 with Figure 2.8,
the format for representi ng the line segment by coordinates ,should
become clear. Only four letters are allowed for the segment identifiers.
When it has been made certain that the list includes each line
segment of the design, the cell is ready to be entered into the Standard
Cell Library.	 A computer program has been created to facilitate the
addition of new cells, or the modification and display of existing cells.
The program is named STARCEL2 and is implemented in tre XEROX BASIC
programming language, which is explained in more detail in Chapter 3.
To execute this program, the user must first enter the BASIC
subsystem. After gaining access to a time -sharing terminal, the user
must log-on the SIM computer. When the computer returns a prompt (!),
indicating that it is ready for an executive-level command, the user
types the word BASIC ( followed by a carriage return) as shown below.
!BASIC
E'ER. D@3
W
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BASIC the%
 responds with the version and a > to indicate that it is
ready to accept input from the user terminal. The user should then
type the following commands.
>LOAD STARCEL2
>WID 132
>SET $-132
>RUN
BASIC will respond with a message similar to the one below.
10:17	 MAY 18	 STARCEL2 ...
HAVE YOU SET $=132 AND WID 132
CELL-IN CELL-OUT L LA LD D QUAD LABEL
?
The last line of text are the options available to the user of the
program, which are defined below.
CELL-IN INPUT EXISTING STAR CELL XXXX
CELL-OL'T 3UTPL'T Nrl OR EXISTING STAR CELL KC)a
L PROVIDE LISTING OF LINE SEGMENT DATA
LA ADD LINE XX AND DATA
LD DELETE LINE XX
D PROVIDE SYMBOLIC DISPLAY OF STAR CELL
QUAD INCLUDE QUADRANT X IN DISPLAY
LABEL DELETE PIN NDBERS FROM QUADRANT X
The cells are displayed as shown in Figure 2.8 and because some cells
are wider than 80 columns, each half is again halved, creating quadrants
(0-3).
Therefore, to create a new cell or modify an existing one, the
user must first input an existing STAR cell. An example is shown below.
The lines in italics are printed by the computer.
20
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?CELL-IN 1120
? (carriage return twice)
?QUAD 0
CELL-IN CELL-OUT L LA LD D QUAD LABEL
? (carriage return)
? QUAD 1
CELL-IN CELL-OJT L LA LD D QUAD LABEL
3
? (carriage return)
CELL-IN 'ELL-OUT L LA LD D QUAD LABEL
? LABEL 1
CELL-IN CELL-OUT L LA LD D QUAD LABEL
The above commands input STAR cell 1120 and quadrants 0 and 1 are
all that are needed to display it. The command LABEL 1 removes the
pin numbers from quadrant 1.
The user can now display the cell as shown in Figure 2.8 or
produce a listing of the line segment data similar to Figure 2.7. A
display is produced in the following manner.
!	 7D
? (carriage return)
The following command will produce a listing of the line segment data.
?L
? (carriage return)
21
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This listing can be modified as necessary to create the new cell
by using the LA and LD commands. To delete an existing line, all
that is needed is LD and the line number. For example, ?LD 3 will
delete line 3. The following example illustrates how to add a line
of data.
?LA 3 6 0 6.0	 0 8.0 P001
After all necessary line segments have been modified or added,
the new cell is ready to be output. The following command will output
the new cell and display both halves.
?CELL-OUT XXXX
The new cell is now part of the Standard Cell Library, and the
_	 user can exit BASIC or create another new cell.
To exit from BASIC, the user should depress the BREAK or ESC
key four times and wait for the executive level prompt (!).	 s
At this point, another processor may be invoked that operates
under the Batch Time-Sharing Monitor (BTM) or Control Program -
Five (CP-V) control, or the user may vacate the terminal by typing
	 1._
?BYE (or OFF under CP-V) .181
F. DESIGN CONSIDERATIONS1
When determining the STAR logic cells that will be included in the
design, three basic items must be considered:
1The following material is based on information found in NASA
Technical Memorandum 78126 "CMOS Bulk Metal Design Handbook".
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1. Method of cell implementation; either functional logic or
transmission gate logic. The guidelines are given in Section F.3.
2. On-chip and off-chip loading requirements versus the drive
capability of each cell.
3. Unused (floating) inputs are "tied off" correctly.
Before the proposed design is submitted for an initial computer
placement run, critical signal paths should be found and examined.
The delay characteristics as specified on the data sheet of each cell
are used to locate and evaluate possible race conditions. An example
illustrating the use of these characteristics is presented in Figure 2.11
and discussed in the following section.
1. Delay Characteristics. After selecting the standard cells
required to implement the desired logic, analyses can be made of the
critial path delays, race conditions, and leading conditions. This
beginb by cal_ulating the total capacitance associated with each node
of the signal path. The total capacitance is defined as the sum of
the input capacitance of all gates connected to this node and the
metalization capacitance loading associated with the intercell wiring
connections. The input capacitance for each cell may be obtained
directly from the data sheets contained in the Appendix. However, the
interconnection capacitance can only be determined after the routing
is completed. In order to develop a first order estimate of propagation
delays to establish feasibility of a logic design, one can assume an
interconnection capacitance which is proportional to the fan-out.
Doubling the total input capacitance is suggested to cover the
interconnection capacitance. If the cell is driving an off-chip load,
then this load must also be included. The example in Figure 2.11 aids
in illustrating this procedure.
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C
5
3	
1330
4
4
4
3	 5
AS SUMED
OFF-CHIP
LOAD - 3.5 pF
ASSUMED LOW .^ ... ^.
2 1 1720
B
A	 2 1.310	 3
2 1220
1730
(a) LOAD AT NODE B:
INPUT OF CELL NO. 1720 (PIN 2)
INPUT OF CELL NO. 1220 (PIN 3)
INTERCONNECT CAP. (2 x INPUT CAP.)
ASSUMED OFF-CHIP LOAD
TOTAL
(b) LOAD AT NODE C:
IITPUT OF CELL NO. 1730 (PIN 4)
INPUT OF CELL H0. 1330 (PIN 2)*
INTERCONNECT CAPACITANCE
TOTAL
*IF DRIVING A STANDARD LOAD
(c)
ABS. W)	 NORM.
0.56 1.00
0.56 1.00
1.12 2.00
3.50 6.25
5.74 10. 7S
ABS. W) NOR1.1.
0.56 1.00
2.42 4.32
5.96 10.64
8.94	 15.96
i
i
A,;
B
A ffio-- 24 ns	 92 ns —	 C
116 ns
Figure 2.11 Example Illustrating Delay Calculations
n /.
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By referring to the data sheet for the buffer inverter cell
(1310), assuming a five volt supply, and using the normalized load
of 10.25, the calculations shown in Figure 2.12 were arrived at.
The propagation (stage) delay (node A to node B) was estimated to
be 24 no. Similarly, by referring to the data sheet for the two-
input OR gate (1720), and using the normalized load of 15.96 with a
five volt supply, the calculations in Figure 2.13 were obtained.
Therefore, the propagation delay (node B to node C) was estimated
to be 92 ns.
The overall delay from node A to node C is then the sum of
these two delays, or 116 ns.
2. Off-Chip Loading. An illustration of the off-chip capacitance
is shown in the following tabulation for a system using ceramic dual-
in-line packages.
TYPE of Off-Chip Load
Each ceramic in-line package (24)
Each ceramic in-line package (40 pin)
Each socket terminal
All interchip (point to point with no ground plane
wiring)
Each input/output board pin 
Each input/output board pin socket
Value
3.5 pF
5.5 pF
1.0 pF
0.7 to 1.7
pf/in.
3.0 pF
5.0 pF
sY
2This measurement pertains to an 80 pin, 0.0625 in. thick
commercially available board.
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Figure 2.13. Delays for 1720
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levels of circuitry; the invert or NAND function requires
one level of circuitry.
From the preceding values it is seen that in addition to interchip
wiring capacitance and on-chip laoding capacitance, an additional
5.5 pF (or 3.5 pF) must be included each time the signal goes on or
off a chip.
3. Transmission Gates and Functional Logic. The CMOS Standard
Cell Library is implemented with circuits designed using either a
functional logic (FL) and/or a transmission gate (TG) relay logic
approach. Each method has its unique characteristics and advantages,
some of which are as follows:
A. Standard Cells I-aplemented with Functional Logic
1) The outputs of functional logic cells may not be
tied together (the wired OR).
2) Each circuit provides, virtually, electrical
isolation between output and input nodes - a noise
immunity approximately equal to 20 to 40 percent
of the supply voltage - varies with logic function
and fan-in.
3) Each circuit amplifies the input waveform and may
therefore be used to reshape the signal waveform.
4) The inherent nature of functional C-MOS logic is to
E
provide one signal inversion for each stage of circuitry.
Therefore, when a cell implemented with functional logic
supplies the AND function, it must contain at least two
Group I cells are characterized by those circuits
implemented with transmission gate logic. Cells in
this group have no drive capability of their own.
Each cell may be considered to be a relay circuit
that has a finite conducting resistance and an
infinite "off" resistance.
23
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C. Drive Capability The Standard Cell Library can be divided into
four groups of circuits, with members of each group having essentially
the same dynamic and/or static drive capability. This means that cells
in the same group will have approximately the same output rise or fall
the same load.
I
B. Standard Cells Implemented with Transmission Gate Logic
1) The outputs of transmission gate cells may be tied
together provided that no two transmission devices
with outputs connected are placed in the conducting
state at the same time.
2) Transmission gate logic does not provide signal ampli-
fication. Therefore, when cascading several such devices,
a functional logic circuit may be placed between them.
This suggestion is based primarily on the need to
maintain sharp waveforms and fast stage delays. It is
not necessary or required to ensure proper operating
levels.
3) In contrast to functional logic, transmission gate logic
provides noninversion functions.
.i
ham.'
Group II cells are characterized by output circuitry
implemented with standard size nonbuffered transistors.
This group comprises the bulk of the standard cell
family. Generally these cells should be used when
their total output load is less than 8 pF. Otherwise
they should be followed with a buffering circuit.
Group III cells feature output transistors roughly
three times as large (powerful) as those of Group II.
These cells should be used when their total output
load is less than 25 pF but greater than 8 pF.
Group IV presently contains only one cell. This
cell serves as a buffer for all loads greater than
25 pF.
As a guide to the user, each cell's drive capability is given in
the cell descriptions, and listed in Table 2.1. I indicates that
the cell is in Group I, II indicates that the cell is in Group II,
III indicates that the cell is in Group III, and IV indicates that
the cell is in Group IV.
E. FLIP-FLOPS. The flip-flops which consist of two levels
of logic require two clock transitions to transfer the data from
input to output. The minimum values given for t he pulse widths
are for a ten volt supply and a single load. If more loading is
required or a lower voltage supply is used, the pulse width should
be longer. This can be determined from the data sheets.
1^'
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CELL
NO. CrLL FUNCTION
Crl.i. wiDTil
TNPLF.?!ENTATtON
DRIVE
CROUP(GRIDS) (MILS
1120 2-IVPU"I NOR GATE 3 2.4 PL II
1130 3-INPUT NOR CATE 4 3.2 FL II
1140 4 - 1NPIPI NOR CATE S 4.0 FL II
1720 2-INPUT NASD CATE 3 2.4 FL II
1230 3-INPUT NAND CATE 4 3.2 FL II
1240 4-INPUT NAND CATE S 4.0 FL II
1300 INVFRT' INO BUFFER 1 1.6 FT. III
'1710 SINGLE BUFFER
INVERTER 2 1.6 F. III
1370 2 - I.:PUT TR,%aSN1SSTON
CATE 5 4.0 TC I
1 1 60 TRIPLE BUFFER
INVERTER 6 4.8 FL IV
1520 DOUBLY. 11U'P17ER
L%VI:RTtR 4 3.2 FL L12
1420 2- C1Pl'r AM ( : ATE. 4 3.2 FL I I I
1630 3-INPUT AND CATE 5 4.0 Fl. lII
1(x0 4-I71PLT ANn CATE 5 4.8 FL II7
X 720 ,.-T':VFT 04	 'A'Fw FL IiI
1710 3-INPUT OR CATF. 5 4.0 FL III
t740 3-INPUT OR CATE 6 4.8 FL III
1820 D 'lYP6 VASTEI!/SLAVE 14 11.2 F1. II
I'Ltl'-FLOP
1.110 D TYPE. rl.(P-FIa)P 8 6.4 FL II
1900 PROCRAIMABLL D-TYPE. 12 9.6 FL 11
MASTER/St.AVE FLIP-
FLOP
1910 D-TYPY: 13 10 . 4 Ft. II
`1ASTLR / SI.AVE
F'IAP-FLOP WITH RESET
1'720 D-'CF1'1? MASTER / SLAVE. 15 12.0 FL IL
YT.1^-r1.0P WITH RESET
2310 CY.CLUSIVE-OR 5 4.0 FL 1I
3100 !DT- 2:1P1"r PAD 10 8.0 N/A 71/A
91m 13.. C ("P"F'UT PAD 10 8.0 N/A N/A
91'0 42n1IT n,;TPI?I' PAD 10 8.0 I/A N/A
x_'00 TIFF;- PAD 10 9.0 N/A N/A
0?ln TOP/DY."^O.'! O, .R'r"'? ran 10 (!.0 N/A N/A
Table 2.1. STAR Metal-Gate CMOS Standard
Cell Library Listing
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F. Floating Inputs. All inputs should be connected either to
the output of another gate or to one of the low impedance signal
levels. A floating input can result in improperly functioning gates.
G, STAR. LOGIC CELLS
This section describes each of the standard cells in the present
Standard Cell Library. More inclusive data sheets that describe the
function, node capacitance, and performance of each cell are included
in the Appendix. The current (210S standard cells are listed in Table
2.1, and the cell descriptions follow. The table gives the cell
number, the cell function, its width in grids and mils, and the logic
used to implement the cell.
1. TWO-, THREE-, AND FOUR-INPUT NOR's (1120, 1130, and 1140).
Two-, three-, and four-input NOR's (1120, 1130, and 114U) are
group II functional circuits that provide the logical NOR operation.
The four-input NOR cell has the largest device delay in this group.
It may therefore be advisable to buffer the output of this cell before
the total output node capacitance reaches 8 pF.
2. TWO, THREE-, AND FOUR-INPUT NAND's (1220, 1230, and 1240).
Two-, three-, and four-input NAND's (1220, 1230, and 1240)
are Group II functional circuits that provide the logical NAND
operation. The four-input NAND cell has the largest device delay
in this group. It may be advisable to buffer the output of the
cell before the total output node capacitance reaches 8 pF.
3. SINGLE INVERTING BUFFER (1300).
Single inverting buffer (1300) is a Group II cell that
provides the logical signal inversion with a single level of circuits.
It is recommended for use with loads of less than S pF.
4. BUFFER INVERTER (1310).
Buffer inverter (1310) is a Group III functional circuit
that provides the logical signal inversion and should be used where
buffering is required (for loads greater than S pF). Cells 1310
and 1520 are interchangeable and logically identical.
5. SINGLE CLOCK, DUAL TRAAISMISSION GATE - MULTIPLEXER 1330).
This cell furnishes the designer with a 2 to 1 electronic
relay switch. It is mechanized with transmission gate devices and
therefore is a Group I circuit. When the control signal C is low
(or 0), the relay path B-X is conducting. When the control signal
C is high (or 1), the relay path A-X is conducting. Hence, a
high control signal connects the "dotted" input terminal to the
output. Because the output node X is always connected to one and
only one input node, the output is always defined. Therefore it
is generally not possible to tie the output of this cell to the
output of another cell. Although the cell functions as a nonlinear
resistor, when conducting the effective "on" resistance may be
accurately represented by a fixed 1 to 2 kQ resistor.
6. TRIPLE BUFFER OVERTER (1360).
Triple buffer inverter is a Group IV functional circuit that
provides the logical signal inversion and should be used in those
cases where a large amount of buffering is required (for loads much
32
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greater than 25 pF). Cell 1360 is the largest buffering circuit
presently in the library.
7. DOUBLE BUFFER INVERTER 1520).
This cell is also a group IV functional circuit that provides
the logical signal inversion, but it should be used in buffering
intermediate loads that do not greatly exceed 25 pF.
8. TWO-, THREE-, AIM FOUR-INPUT AND's (1620, 1630, and 1640).
These provide, with two stages of functional circuitry, the
logical AIM operation. Each cell is a member of drive capability
Group III and should therefore be used for loads less than 25 pF.
Cells 1620, 1630, and 1640 are topologically interchangeable with
cells 1220, 1230, and 1240. This permits the interchange of NAM
and AND functions at later stages in the array design.
9. TWO-, THREE-, AND FOUR-IITPUT OR's (1720, 1730, and 1740).
These provide, with two stages of functional circuitry, the
logical OR operation. Each cell is a member of drive capability
Group III and should therefore be used for loads less than 25 pF.
Cells 1720, 1730, and 1740 are topologically interchangeable with
cells 1120, 1130, and 1140. This permits the interchange of NOR
and OR functions at later stages in the array design.
10. D-TYPE MASTER/SLAVE FLIP-FLAP (1820).
This cell uses functional circuitry to provide two levels
of logic in a master/slave configuration. When control signal C
makes a transition from low to high, the logical inversion of the
data on the D input line is transferred to the output of the master
portion. At this time, the output (or slave) portion is isolated
M
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from the input (or master) •-)ortion by means of the AND gate whose
output is held low by the inversion of the control signal.
When control signal C goes from high to low (1 to 0), the
complement of the data stored in the master will then be transferred
to the output of the slave. The slave portion will then hold the
data at the output until the next high to low transition of the
control signal C.
In summary, the information on input line D may be loaded
into the master when the signal on control line C goes high. The
information stored in the master is transferred to the slave, and hence
the output, by bringing the control line low. Therefore, on one
cycle of the control signal (or clock), the data placed on the D input
can be transferred to the output of the flip-flop while undergoing
two logical inversions.
The minimum recommended positive-going clock pulse width to
load the master is 75 ns. The minimum negative clock width is
specified to be 50 ns. It is also recommended that the data line be
held constant for at least 50 ns prior to and succeeding all clock
transitions.
11. D-TYPE FLIP-FLOP (1830).
This cell has been implemented with functional logic and
provides an AND-OR type configuration. While control line C is high,
the output of the cell remains the same, regardless of the input
placed on data line D. However, with the control line low, the output
of the cell will follow the input.
34
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12. PROGRAMMABLE D-TYPE MASTEF/SLAVE FLIP-FLOP (1900).
This cell has been implemented with functional circuitry and
is identical to cell 1820 except the C control signal terminal on the
slave portion of the flip-flop is accessible, and is not necessarily
the inversion of the control signal C. This allows the slave section
of the flip-flop, and hence the output, to be set to a high state,
independent of the master by holding both control lines low. If
the control signal C to the slave is the logical inversion of the
control signal C to the master portion, the flip-flop will function
as a regular D-type master/slave flip-flop (1820).
When control signal C goes from low to high (and C goes
from high to low), the logical inversion of the data on the D input
line is transferred to the output of the master portion. On the
following high to low transition of C (and low to high transition
of C), the complement of the data stored in the master will be trans-
ferred to the output of the slave portion, which will then hold the
data until the next high to low transition of the control signal C
(and low to high transition of C).
Therefore, the information on input line D may be loaded
into the master when C goes high (and C goes low). This information
may then be transferred to the slave, and hence to the output, by
bringing C low (and C high). So if the control signals are synchro-
nized, one cycle of the control signals will transfer the data from
the D input to the out?ut of the flip-.flop.
The ninimum recommended positive-going clock pulse width
required to load the master flip-flop is 75 ns. The minimum negative
35
clock width for transferring to the output is 50 ns. The data line
should be held constant for at least 50 ns prior to and succeeding all
clock transitions.
13. PROGRAMMABLE D-TYPE MASTER/SLAVE FLIP-FLOP WITH RESET (1910).
This cell is identical to cell 1920 except that control line
C on the slave flip-flop is accessible. This allows the output of the
1910 to be set to a 1 on a single clock pulse by holding both control
lines low. However, if the logical inversion of control line C is
connected to C, the 1910 will function as a 1920.
This cell uses functional logic to provide two levels of
logic in a master/slave configuration. The master portion has a two-
input NOR in the feedback path which, when a 1 is placed on its R
input, resets the output of the 1910 to 0. If the reset line is held
low, the flip-flop functions as a regular D flip-flop.
When control signal C makes a low to high transition, (and
control signal C makes a high to low transition), and the reset line
is low, the complement of the data on the D input line is transferred
to the output of the master portion. When C next goes low (C goes high
and reset is low) the logical inversion of that signal is then trans-
ferred to output of the slave, and hence the output of the flip-flop.
The slave will then hold the data until the next high to low transition
of control signal C (while Z! goes from low to high).
To briefly summarize, assuming the reset line is low and C
and C are complement signals, a low to high transition of C loads the
master and then when C goes low, the data is transferred to the output
of the flip-flop. The output can be set to 0 by holding C low and the
reset line R high. The output can be set to a 1 by bringing both control
lines low.
36
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It is recommended that the minimum positive-going clock
pulse width required to load the master be 75ns. The negative-
going clock pulse to transfer the data to the output should be at
least 75 ns wide. The data line should be held constant for at
least 50 ns prior to and succeeding all clock transitions. The
reset line should be held higa for at least 50 ns to ensure reset.
14. D-TYPE MASTER/SLAVE l-,.,!P-FLOP WITH RESET (1920).
This cell has been i-iplemented with functional logic and
is identical to cell 1820 except that the inverter in the feedback
path of the master portion ryas been changed to a NOR circuit with
one input used as a res,>, line. jdhen C is low and R is high the
output of the flip-flop resets to 0. While the reset line is held
low the flip-fl^o functions normally.
I&,en control signal C goes from low to high and R is held
low, the data at input D is inverted and transferred to the output
of the master. On the next high to low transition of C that data is
again inverted and transferred to the output of the slave portion.
The data is held there until the next high to low-transition of C.
Therefore in summary, a low to high transition of control
signal C loads the master portion of the flip-flop and that data is
transferred to the output of the slave on the following high to low
transition of C. The output of the slave can be reset to 0 by
holding C low and the reset line R high.
It is recommended that the minimum positive-going clock
g	 pulse width to ensure loading of the master be 75 ns. The negative-
going clock width to transfer the data to the output should be about
i
F's`I
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50 no before and after all clock transitions. To ensure reset, the
reset line should be held high for at least 30 ns.
15. EXCLUSIVE-OR (2310).
This cell generates the required logical operation by
utilizing a unique interconnection of four transistors. Although the
cell is essentially a transmission gate arrangement, it is a group III
=ell because of its buffered output. It is recommended however that
cell 2310 be further buffered, with a cell from group IV, when the
output load exceeds 15 pF. Analysis has revealed an unequal propa-
gation delay for the two inputs of the cell with input B providing
the smaller propagation delay.[21
16. 9000 SERIES CELLS.
The remaining standard cells are referred to as 9000 series
cells and are used for inputing and outputing electrical signals and
power.
A. 9100 - side input pad with a 1.1 U series
resistor and input diodes for protection
B. 9110 - Left output pad
C. 9120 - Right output pad
D. 9200 - Top/Bottom input pad with a 1.1 M
series resistor and input diodes for protection
E. 9210 - Top/Bottom output pad
l
CHAPTER 3, SYSTEM USER GUIDE
A. INTRODUCTION
This chapter gives an explanation of the STAR design system soft-
ware and how to use it on the XDS SIGMA/S Computer system located
at NASA, Marshall Space Flight Center, Huntsville, Alabama. Included
are sections on file management for the STAR-system, how to create the
STAR input file, and explanations of each of the STAR programs and how
to execute them. Using this chapter, the user can transform a logic
diagram into data which generates masks necessary for integrated
circuit fabricator.
These guidelines assume that the user has
1. access to the SIGMA system via a local demand terminal or
a compatible remote terminal over a telephone line,
2. an authorized account and file space,
3. a minimal knowledge of the SIGMA system and/or the appropriate
manuals, although some basic instructions will be given.
Although the commands used in these guidelines are for the SIGMA
system (128K, 32 bit words), they are sufficiently explained so that,
if the software is installed on another system, similar commands can
be used. A list of the necessary commands and their descriptions is
n Table 3.1. The part of the command in brackets is optional.
sc files have been established in certain acccunts to facilitate
of the STAR software on the SIGMA system. These files contain
39
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ESTEM COMMANDS EXPLANATION
BATCH
	 filename Enters specified file in the batch
job stream.
B[UILD] filename Calls EDIT and names a file to be
created
BYE Disconnects terminal from system
C[OPY] filename Displays contents of filename
C[OPY] filel OVER file2 Copies contents of filel over
file2
COPY] filel IPTTO file2 Merges contents of filel into file2
CANCEL jid Cancels previously submitted batch job
DELETE filename Deletes named file from system
DISPLAY] Displays current values of various
system parameters
EDIT] filename Calls EDIT processor and names a
file to be edited
JOB jid Displays status of specified batch
jobs
L Alphabetically lists all files in
account
L filename Lists attributes of specified file
XEQ filename Executes commands in file
EDIT COMMANDS EXPLANATION
END Terminates execution of EDIT and
returns control to system level
IN Inserts new line into file
TY Displays contents of file
t
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the job control language and the required input data for the programs,
and can be copied into the user ' s account, modified as necessary, and
then executed. The use of these files will be explained in the
next section.
An overall system software flowchart is shown in Figure 3.1.
The software is written in FORTRAN and BASIC and was developed using
the SIGMA machine.
I FILE MANAGEMENT
This section explains how the files necessary to execute the STAR
system are established, and how, after they are created, to manage them.
If more information on the SIGMA system is needed, the reader is
referred to the XEROX Time-Sharing Reference Manual and the XEROX Time-
Sharing User's Guidej6s7l
After logging on into a new or existing account, the user is ready
to create the files needed to execute the STAR design system. These
files can be created by the user, or a file (MOVE.TROTTER) can be
executed which will create all necessary files. To use this file the
user should first type
!C MOVE.TROTTER1
This will copy the file into the user's account. When a prompt (!)
is returned, this file can then be executed by typing
!XEQ MOVE
1The ! symbol is the prompt given by the Sigma system and does
not have to be typed by the user. A carriage return is implied after
each command.
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Figure 3.1 STAR Design System Flowchart
and Software Components
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When the computer responds with *** XEQ TERMINATED ***, all of the
files necessary to use the STAR programs have been created in the
user's account. Therefore those files do not have to be created by
the user.
The user is advised to be aware of available file space in order i t
to prevent premature termination of programs by a lack of file space.
At the present time, each user is allotted 3064 granules of file
space. At any time, to determine the amount of file space (in
granules) available type
IDI
A shortage of file space should not occur unless the user saves
the output of the STAR programs, because ordinarily each new execution
of a STAR program overwrites its old output. Therefore if the output 	 =
of a program is desired to oe saved the user should type
1C oldfile TO newf ile
However, the user should be reminded that these files should be deleted
when no longer needed to free file space.
C. CREATING STAR INPUT FILE
This section deals mainly with the creation of a new input file
and only briefly explains the relevant terms. The circuit description
terms and the STAR-PLACE control data contained in the files are
explained in more detail in the STAR-PLACE section under Input Data
Format.
1. Creating Input File From Logic Diagram. Starting with a logic
diagram composed of logic cells found in the logic cell library, the
user should number each of the logic gates, including input and output
pads. Interconnections between logic gates, called nets, should also
be numbered. A list of the presently available cells and their
r	 functions is shown in Table 2.1. If new cells are required, they must
be added to the library, as shown in Chapter 2.
Next, the user must prepare a gate to logic cell assignment list,
which corresponds the number of the gate on the logic diagram to the
STAR logic cell number from the cell library. The user also prepares
a connectivity or net list that consists of the net numbers ( from the
logic diagram) and the gate numbers and pin numbers of the gates which
a net connects. The pin numbers are obtained from the Standard Cell
data sheets in the Appendix. An example logic cell diagram is shown
in Figure 3.2 with each cell, pin, and net numbered.
The importance of having a correctly labeled logic diagram and
net list cannot be over-emphasized, as the majority of mistakes occur
in this phase. The user should double -check the results before
proceeding.
It should be noted that, because of limited storage available,
certain limits are placed on the input circuits. A maximum of 999
cells, 500 nets, and 98 pads are allowed. Also, gate numbers greater
than 999 are not allowed. The STAR selected for use cannot exceed
30 cell rows by 100 columns.
2. Using Example Input File. The STAR input file is now ready
to be constructed. An example input file for circuit EXAMPLE has been
44
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20	 OF POOP QUALITY
9200
Figure 3.2 Example Logic Diagram
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C
NKME, EXAKeLE
C
FIND, 50
C
IMPROVE, 5
C
NEIGHBORHOOD, 1,5
C
STAR SIZE, 8 24
C
GATES TO PATTERNS
1 1910 2 1910 3 1910 4 1310 5 1620 6 9200 7 9200 8 9200 9 9210
10 9210
C
NETS
10 6 2 1 2 2 2 3 2
20544214
304 313
407252
508253
601524
70162 3
802534
902633
1003592
110 3 6 102
Figure 3.3 Example Input File
	
'^ .A
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created, as shown in Figure 3.3. This file can be modified for the
user's own, or used merely for reference.
Circuit 'EXAMPLE' has 11 nets: net 10 connects pin 2 of cells
1, 2, 3, and 6, net 20 connects pin 4 of cells 1 and 5 and pin 2 of
cell 4, net 30 connects pin 3 of cells 1 and 4, net 40 connects pin 2
of cells 5 and 7, net 5 n connects pin 3 of cell 5 to pin 2 of cell 8,
net 60 connects pin 5 of cell 1 to pin 4 of cell 2, net 70 connects
pin 6 of cell 1 to pin 3 of cell 2, net 80 connects pin 5 of cell 2
to pin 4 of cell 3, net 90 connects pity 6 of cell 2 to pin 3 of
cell 3, net 100 connects pin 5 of cell 3 to pin 2 of cell 9, and
net 110 connects pin 6 of cell 3 to pin 2 of cell 10. Cells
1-3 are type 1910, cell 4 is a type 1310, cell 5 is a type 1620,
cells 6-8 are type 9200 (input pads), and cells 9 and 10 are type
9210 (output pads). The STAR to be used consists of 8 rows and 24
columns. Fifty folding solutions are to be formed and the best 5
improved. The row and cell neighborhood sizes are I and 5,
respectively.
To modify the example input file type
!EDIT EXAMPLE
This will call the Edit processor and the computer will respond with
the words EDIT HERE and the editor prompt (*). Now type
*TY
which will cause the file to be displayed (including line numbers
called keys). If the user desires to view only certain lines the
format is
*TY start-end
47
To modify 'lines in the file type
*IN
where Kea is a new or existing line number. The editor will echo
that number on the next line and await input. The user should now
insert the desired contents of that line.
In this way, new lines can be created and existing lines can be
changed. The editor will automatically try to insert a succeeding
line if one does not already exist, and then only each new string
need be entered until finished. Another carriage return will get the
user out of the input mode. By using the Tv command, the input file
can be checked for errors. To exit the editor, type
*END
If the user would rather create the input file from scratch, it
can be done by typing
!BUILD f ilena:.e
The computer will respond with 1.000 and is ready for the first line to
be inserted. When a return is hit the computer responds with 2.000
and so on until a return is hit without a lire of text being entered.
If a typing mistake was made or the user wishes to change a line,
the EDIT processor trust be used as shown before. A more detailed
description of the EDITOR can be found in the XEROX T{_me-Sharing
User's Guide.
The user should now copy this file to the input file for the
placement program by typing
!C EXAMPLE OVER PLACEIN
48
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The STAR placement program is now ready to be executed, but first
some guidelines for running programs on the SIGMA system will be given.
3. Program Execution. Some of the STAR programs can be executed
in the Demand mode from the terminal as well as the Batch mode. If
the Demand mode is used, the user must stay online until program
execution is terminated, thus tying up computer resources. Therefore,
unless speed is of the essence, the Batch mode should be used whenever
possible. To submit a job via the Batch mode type
:BATCH filename
The STAR programs which are executable from the Batch mode begin
with "J:", such as J:PLACE.
The system will respond by assigning the job a job identification
(jid) and sending one of the following messages to the terminal:
ID - jid SUBMITTED time-date
WAITING: n to RUN
or
ID = jid SUBMITTED time-date
RUNNING
The user may check the status of the job by using the JOB command
or may cancel the job using the CANCEL command. The format of the
JOB command is
!JOB jid
The system will respond that the job is either completed, running,
still waiting to be run, or waiting to be printed out. If the job is
completed or waiting to be output, the user can •►iew the output file
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(using the Copy command) or run the next program.
If it is desired that execution of the program be prematurely
terminated for some reason, the following command can be used.
!CANCEL jid
The user should record the id of each job as it is submitted, so
that the wrong job will not be canceled, and the job's status can be
checked.
D, STAR DESIGN SYSTEM SOFTWARE
This section describes the STAR design system software and how
to execute it on the SIGMA computer system. The STAR design system
consists of five computer programs which enable a user to go from a
logic diagram to the mask data necessary for integrated circuit
fabrication. The system includes a STAR-PLACE automatic placement
program, a STAR-COMPILE compiling program, a STAR-ROUTE automatic
routing program, a STAR-PRINT display program, and the ARTWORK-MANART
artwork generating software. A flowchart which identifies the I
input and output files, diagnositc files, and load modules of the
STAR system is shown in Figure 3.4.
1. STAR-PLACE. The STAR-PLACE program is designed to provide
two-dimensional placements of digital logic circuits on the Standard
Transistor Array (STAR).
The program is written in the FORTRAN-IV programming language,
and with the exception of the use of Implied-DO constructs in I/O
statements, it is ANSII standard. This, minimal modification of the
source language should allow use of the program with most FORTRAN-IV
compilers.
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Input to the program consists of a description of circuit cells
and interconnections as explained in the preceding section, and is
called PLACEIN.
The following material on the placement program was largely taken
from NASA Contractor Report 161291 "Standard Transistor Array, CAPSTAR
User's Guide". [3)
s. Input Data Format. The input file consists of a series of
80--character records, of which only the first 72 are significant.
Positions 73-8C can be used for record numbering or other user
information. Each record consists of format-free numeric or character
items. The end of a numeric item is sensed whenever a blank, comma,
or the end of the record is seen. The end of a character item is
indicated by a comma or record end. A record can be continued by
leaving the first four positions of the next record blank. A
record may be continued any number of times.
The input file may consist of STAR-PLACE control records, circuit
definition records, and passed records. The control records either
specify settings for STAR-PLACE. variables or act as headers for
groups of circuit definition records. The passed records are those
which are not recognized as control or definition records and are
included in the STAR-PLACE output file for use by later programs.
b. Control Records. Each control record consists of a single
STAR-PLACE control statement beginning in column 1 with pertinent
data following as necessary. A list of the STAR-PLACE control
statements, their function, and necessary data is shown below. Where
allowed the shortened form of the control statement is shown in
parentheses.
E Aw
Function - Denotes a comment to be shown in the narrative output.
Data - Comment in columns 5-72 of the record (no continuation
allowed).
Passed - No
C
{	 DEBUG (DEBU)
^: I
Function - Turns on STAR-PLACE debugging output.
Data - None.
Passed - No
FIND,
Function - Sets the upper limit on number of folding
solutions to be found (initially 50).
Specifying 0 causes all possible folding solutions
to be generated.
Data - Upper limit following comma.
Passed - No
GATES TO PATTERNS (GATE)
Function - Header for cell type list.
Data - Cell type list in following records.
Passed - Yes
IMPROVE, (IMPR,)
Function - Specifies number of folding solutions to be
improved (initially 3, max =10).
Data - Number of solutions following comma.
Passed - No
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LINEAR ORDER (LINE)
Function - Header for user-entered linear o:-ier. Causes
disabling of STAR-PLACE clustering and linear
ordering steps.
Data - Linear oreer in following records.
Passed - No
NAME,
Function - Specifies circuit title for output listing.
Data - Circuit title (8 characters) after comma.
Passed - Yes
NEIGHBORHOOD, (NEIG,)
Function - Specifies row and cell neighbo_hood sizes for 	 j
placement improvement step (initially 1,1).
Data - Row, cell neighborhood sizes following comma.
Passed - No
NETS
ra
Function - Header for circuit net lists. V
Data - Net lists in following records.
Passed - Yes
STAR SIZE, (STAR,)
Function - Specifies STAR dimensions.
Data - STAR size (cell rows, transistor columns)
following cotmna.
Passed - Yes
54	 i
celll typel ce112 type2 . . . .
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STEP,
Function - Specifies STAR-PLACE steps to be performed
(initially all).
Data - Step names (CLUSTER, LINEUP, WIRECROSS, FOLD)
separated by commas following 'STEP,'.
Passed - No
The presently available STAR sizes are shown in Table 3.2.
STAR
SIZE ROWS COLUMNS TRANSISTORS PADS
SIZE
(MILS)
8,24 8 24 384 16 90x80
16,54 16 54 1728 36 162x131
28,94 28 94 5264 64 254x208
TABLE 3.2 Presently Available STAR Sizes
In order to choose the correct STAR size, an estimation of the
transistors needed should be made, and the number of I/O pads should
be counted. The user can then choose the correct STAR from Table 3.2.
c. Circuit Definition Records. The cell type list, net list,
and user-defined linear order are entered as a series of numeric
records following the appropriate header record. The end of a list is
assumed when a non-numeric item or the end of the input file is seen.
The format of each of the three lists is shown below.
(1) Cell Type List (Following 'GATES TO PATTERNS'). In this list,
each of the circuit cells and pads is associated with a STAR standard
cell or pad type number. The format of each record in this list is
F:
For example, if cell number x is type 1000+x, a typical cell type list
record is
1 1001 2 1002 3 1003 4 1004 .
Sufficient records to specify each cell or pad in the circuit should
be included.
The list is passed to the output file with certain adjustments.
These adjustments involve re-assignment of pad type numbers based on
the pad position in the final placement. In the input file, input pads
are type 9200 and output pads are type 9210. For pads placed at the
top or bottom of the STAR, the type numbers are unchanged. For input
pads placed at the sides of the STAR, the type number is changed
to 9100. For an output pad placed at the left, the type number is
changed to 9110. For output pads placed at the right, the type
number is changed to 9120.
(2) Net List (Following 'NETS'). The connection points (cell
number, pin number) of each net in the circuit are identified in this
list. The format of each record is
net celll pinl ce112 pin2 . . . .
1
For example, if net 5 is connected to pin 1 of cells 6, 7, and 8,
the net list record for net 5 is
5 6 1 7 1 8 1
For large nets, more than one input file record may be required.
Extension of the net may be accomplished either by use of the
record continuation feature or by repetition of the net number at the
beginning of the next record. Thus, either
5 6 1	 w
7 1 8 1
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or
6 1
5 % 1 8 1
can be used to enter net 5, above. If the second of these net
continuation forms is used, the continuation records must immediately
follow the initial record for the net.
Information specified in the net list is passed to the output
file after modification of all continuations to the second form, above.
(3) Linear Order (Following ` LINEAR ORDER'). Each cell and
pad in the network should be included in this list if the user-
entered linear order option is selected. The list format is
Q
celll ce112 ce113 ce114
Record continuation is allowed, but not required in this list. The
linear order is not passed to the output file.
d. Placement Output. The output information provided by
STAR-PLACE consists of two files, regardless of the mode in which the
program was executed. The file called PLACEOUT is in a format
suitable for use by other programs. The file called LPOUT consists
of user (narrative) output.
(1) Output file. The STAR-PLACE output file (PLACEOUT) contains
the circuit cell type and net lists, the grid coordinate format of
the placement, the locations of all constructed barriers, and any
passed data from the input file. The format of this file for the
example application is shown in Figure 3 . 5. If, after completion
of the STAR design cycle, it is found that the circuit has not been
successfully routed and hand -placement is chosen as a possible solution, 	 ^as,
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this is the file which must be modified. Therefore, it is important
that the format of this file be understood.
TITLE, STAR SIZE, and GATES TO PATTERDI are data passed from the
input data. The PLACEM data are the positions of each cell, pad, and
groups of unused transistors, shown in actual STAR grid coordinates.
A group of XXX unused transistors is denoted by 999XXX. Starting on
the second row under PLACEM, the first column gives the y coordinate
of the source connection which begins the cell. A minus sign (-) in
front of the number implies that the cell is above the power supply.
The other columns alternate between denoting the cell number and
its beginning X coordinate, respectively.
The data under NETS was passed from the input data, WIRES contain
data showing the coordinates of the barriers constructed to prevent
router usage of unused pad positions. For example, the first line
denotes that a barrier is constructed on level 6 from 69,24 to 83,24.
By modifying the data in this file,mainly under PLACEM and wires,
hand-placement can be accomplished, thus perhaps providing successful
routing.
(2) Narrative Output. The narrative output of STAR-PLACE
which is helpful to the user is contained in file LPOUT. Each
STAR-PLACE step is identified by a header line showing the step
and circuit names. An explanation and example of the narrative
;f	
output provided by each step is shown in the following paragraphs.
(a)	 Data Entry Step.
	 Each control and passed record in the
input file is echoed on the listing.	 The cell type definitions
are displayed with cell width information as obtained from the
STAR cell width library (STARWIDLIB).	 The cells composing each
58
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ORIGINAL PAGE ES
OF POOR QUALM,,
TITLE EXAMPLE
STAR SIZE
	 8 24
GATES TO PATTERNS
999 9970
	
1 1910	 2 1910	 3 1910	 4 1310	 5 1620	 6 9200
	
7 9200	 8 9100	 9 9210	 10 9210
PLACEM
0 999 0
25	 1	 25	 4	 64 999005
	
70	 5	 85
-41	 2	 25 999011	 64
41	 3	 25 999011
	 64
-57 999024	 25
	
57 999024	 25
-73 999024	 25
	
73 999024	 25
-89 999024	 25
-25	 6	 39
-25	 7	 84
25	 8	 96
89	 9	 39
-25
	 10	 24
NETS
10	 6	 2	 1	 2	 2	 2	 3	 2
20	 5	 4	 4	 2	 1	 4
30	 4	 3	 1	 3
40	 7	 2	 5	 2
50	 8	 2	 5	 3
60	 1	 5	 2	 4
70	 1	 6	 2	 3
80	 2	 5	 3	 4
90	 2	 6	 3	 3
100	 3	 5	 9	 2
110	 3	 6	 10	 2
WIRES
6	 69	 24	 83	 24 BARR
6	 24	 90	 38	 90 BARR
6	 69	 90	 83	 90 BARR
6	 84	 90	 98	 90 BARR
6	 22	 26	 22	 40 BARR
6	 22	 42	 22	 56 BARR
6	 22	 74	 22	 88 BARR
6	 101	 58	 101	 72 BARR
6	 i01
	
74	 101	 88 BARR
Figure 3.5 STAR-PLACE Output File (Placeout)
CELL 1 TYPE 1910
CELL 2 TYPE 1910
CELL 3 'TYPE 1910
CELL 4 TYPE 1310
CELL 5 TYPE 1620
PAD 6 TYPE 9200
PAD 7 TYPE 9200
PAD 8 TYPE 9200
PAD 9 TYPE 9210
PAD 10 TYPE 9210
C
NETS
NET LISTS
NET	 10 6 1	 2 3
NET	 20 5 4	 1
NET	 30 4 1
NET	 40 7 5
NET	 50 8 5
NET	 60 1 2
NET	 70 1 2
NET	 80 2 3
NET	 90 2 3
NET 100 3 9
NET 110 3 10
END OF INPUT DATA
DATA CROSS—CHECK INITIATED
DATA CROSS—CHECK. COMPLETED
WIDTH 13
WIDTH 13
14IDTH	 13
WIDTH	 2
WIDTH	 4
s
i Entry Step Output
0
ORIGINAL
OF POOR QUliLi i
C
NAME, EXAMPLE
C
FIND, 50
C
IMPROVE, 5
C
NEIGHBORHOOD,1,.5
C
STAR SIZE
	 8 24
C
GATES TO PATTERNS
61
a P1
of pools
CHIP AREA- 45 TOTAL METAL - 54. CHIP DENSITY - 1.2
CELT. TO BE COMBINED - 6 WIDTH - 0 # NETS - 2
########################################################################
DELTA METAL	 CAND. WIDTH
	
CAND. NETS	 NETS IF COMB. CANDIDATE
3.6056
	 13	 5	 5	 3
D3- 1.7 Dl- .0 D2- 1.4 DT- 1.3 NEW METAL - + 4. Al- 0 A2 n
 13
CELL 1001 REPLACES	 6 b	 3	 WIDTH - 13
NET	 10 ABSORBED
Figure 3.7 Output Shown For Single Cluster
Formatian From Cluster File
CELL
	
COMPOSED OF CELLS
1001- 6 3 0
1002- 7 5 0
1003- 8 7 5 0
1004- 9 6 3 0
1005- 10 9 6 3	 0
1006- 4 1 0
1007- 8 4 7 1	 5	 0
1008- 10 2 9 6	 3	 0
1009- 8 10 4 7	 2	 9	 1	 5	 6	 3	 0
NORMAL CLUSTERING STEP TERMINATION
Figure 3.8 Clustering Step Summary Output
r	 ￿-
NO CONNECTION
CONNE
50
50 -40
FWID
	 RWID	 CELL
0	 45 CTION
0	 45	 8
0	 45	 7
4	 41	 5	 -50	 -40 -20
6	 39	 4	 -30 -20
19	 26	 1	 -30	 -10 -20 -60 -70
32	 13	 2	 -80	 -10 -90 -60 -70
32	 13	 6	 80	 -10 90
45	 0	 3	 -80	 -10 -90 -100 -110
45	 0	 9 -100 110
45	 0	 10 -110
DATA TRANSFER FILE CONSTRUCTED
SNORMAL CAPSTAR PART 2A TERMINATION
RUN PART 23 TO CONTINUE l
Figure 3.10
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Figure 3.9 Linear Ordering Step Output
vnet in the circuit are also shown. At the end of the section, the
result of a cross-check between the various lists is given.
The data entry step output for the cell type and net lists
of the example application is shown in Figure 3.6.
(b) Clustering Step. For each cell (cell number <1000) or
cluster (cell number >1000) to be combined, the cell number, width
and number of nets is shown. The statistics for each candidate
for combination and the effect of combination on the total chip
metal are calculated and displayed in tabular format. The combined
cells and resultant cluster are then shown along with the cluster
width and nets absorbed by combination. The information printed
for a typical combination is shown in Figure 3.7.
Following clustering of all cells, a summary of cell combination
is printed as shown in Figure 3.8.
(c) Linear Ordering Step. The generated linear cell order
is shown in 15(I4) format. The output for the example application
is shown in Figure 3.9.
(d) Wirecross Step. The linear order is displayed vertically
with both forward (FWID) and reverse (RWID) cumulative cell widths
shown. Each circuit net is shown to the right of the linear order
with connections to a cell indicated by "-".
The wirecross output for the example circuit is shown in
Figure 3.10.
(e) Placement Step. At the beginning of the placement step,
STAR-PLACE forms the requested number of folding solutions. The
highest rated IMPROVE of these are selected and ratings are shown.
Y
iStart and end of placement improvement are noted and the rating data
for the highest rated improved placement is shown. The format of this
output is shown in Figure 3.11.
In this output, "QUALITY" is the estimated fraction of all
layouts of the circuit with ratings lower than the placement of
interest. Horizontal and vertical ratings reflect the predicted
fraction of the available channel area which will be used in
placement routing. Pads are not included in the placement at this
step, so statistics do not reflect pad placement.
After printing of result placement rating information, a
pictorial representation of the cell. layout is shown. This output
for the example circuit is shown in Figure 3.12.
In this output, cell boundaries are shown as 'T' and transistor
-	 I boundaries as ":". Cell numbers are read vertically and occur to
the left of the dashes. Numbers to the right of the dashes indicate
f
nets which are incident to the cell. Transistors completely
surrounded by Vs are not used for cell placement.
Following placement depiction, the (row, column) positions
assigned to circuit pads are shown. The position of each cell,
pad, and group of unused transistors (A group of M unused
k
3
transistors is denoted by 999XXX) is then shown in actual STAR
i
grid coordinates. Finally, the set of barriers constructed to
prevent router usage of unused pad positions is shown. This
section of the output, as shown in Figure 3.13, is the same as
some of the data in the file Placeout, as shown in Figure 3.5.
64
I	 -
Y .
NUMBER RATING *10**6 QUALITY*10**6
1 734023 923313
36 780422 872544
8 778341 834318
6 775439 769833
5 774765 753064
PLACEMENT IMPROVEMENT INITIATED
PLACEMENT IMPROVEMENT COMPLETED
PLACEMENT NUMBER 36
NET 10 STRAIGHT
NET. 20 STRAIGHT
NET 30 STRAIGHT
NET 60 STRAIGHT
NET 70 STRAIGHT
NET 80 STRAIGHT
NET 90 STRAIGHT
RATINGS
TOTAL	 --- 78.68
	
%
HORIZONTAL
	 --- 7.49	 %
VERTICAL
	 --- 5.73
	 %
STRAIGHT NETS --- 100.00	 %
QUALITY	 --- .93656
Figure 3.11 Folding Summary and Result Rating Output
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E FROM	 69
6 FROM	 24
6 FROM	 69
6 FROM
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6 FROM	 22
6 FROM	 22
6 FROM 101
6 FROM 101
24 TO
90 TO
90 TO
90 TO
26 TO
42 TO
74 TO
58 TO
74 TO
	83 	 24
	
38	 90
	
83	 90
	
98	 90
	
22	 40
	
22	 56
	
22	 88
	
101	 72
	
101	 88
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OF POOR QUALITY
PAD
	
6 PLACED AT	 .0
PAD	 7 PLACED AT	 .0
PAD	 8 PLACED AT 1.5
PAD
	
9 PLACED AT 9.0
PAD 10 PLACED AT	 .0
PLACEM
	
25	 1	 25	 4
	
-41
	
2	 25 999011
	
41	 3	 25 999011
	
-57 999024	 25
	
57 999024
	 25
	
-73 999024	 25
	
73 999024	 25
	
-89 999024
	
25
	
-25
	 6	 39
	
-25
	 7	 84
	
25	 8	 96
	
89	 9	 39
	
-25
	 10	 24
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONTTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
BARRIER CONSTRUCTED ON LEVEL
OUTPUT FILE CONSTRUCTED
NORMAL CAPSTAR TERHV ATION
8.0
23.0
25.0
8.0
3.0
64 999005	 70	 5	 85
64
64
Figure 3 . 13 Pad Placement, Grid Coordinate Translation,
and Barrier Construction Output
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e. Program Execution. STAR-PLACE can be executed from either
the Demand mode or the Batch mode. For this routine, it may be
advisable to use the Demand mode, because in order to restrict
storage execution requirements and provide operator convenience
the program has been divided into two segments. The first of
these segments implements the data entry, clustering, and linear
ordering functions of the placement procedure, as shown in
Figures 3.5-3.10. The second segment performs the cell and pad
placement tasks and builds the output database, as shown in
Figures 3.11-3.13.
If STAR-PLACE is executed in the Demand mode, the output of
first segment can be viewed or copied to ano'her file before
running the second segment. Tf STAR-PLACE is executed in the
Batch mode only the output of the second segment is available.
The Demand version, called T:PLACE, facilitates all necessary
	 j
channel assignments when it is executed. This is done
by typing
!XEQ T:PLACE
The computer will respond with the message
*** XEQ TERMINATED***
The first portion of the program is executed by the command
!LMP1.
which executes a load module. When the computer returns the
message *STOP* 0 and a prompt (!l,the narrative output file
(LPOUT) in its intermediate form can be viewed or copied, or the
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next module can be executed. To execute the second segment type
! IMP 2.
When execution of this module has terminated all necessary
output files have been constructed.
The Batch version is J:PLACE and is executed by the command
!BATCH J:PLP_CE
The computer will respond with a job id and the status of the job,
as explained in a preceding section. All output will be directed
to a line printer and also stored in files.
After execution of the placement program, the user can examine
the final. form of the narrative output file (LPOUT), and compare
each step to the examples shown, in order to check for correct
execution.
As a double-check on the STAR size, the user should check
the WIRECROSS step and compare the cumulative cell width (RUIID at
top) to the total available width of the STAR used. If the
cumulative cell width is more than 750 of the total available
width, problems may be encountered in routing later. Therefore
the user may wish to run the placement program again, using; the
next largest STAR size, if possible.
If the placement program fails to run successfully, the user
can copy the diagnostic files PDO, and PLL for possible clues as
to the reason why. The input file should also be checked for errors.
If the placement program was successful, it's output becomes
the input to the next routine, which is called STAR-C0TILL. To
^I
I
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create the STAR-COMPILE input file use the command
'Z	 !C PLACEOUT OVER INBUF
2. STAR-COMPILE. The STAR-COMPILE program accesses the STAR-
cell library which contains the line segments that describe the device
connections to achieve the cell's logic. The cell library also contains
identifiers associated with each line segment. The identifiers are
used to label inputs, outputs, barriers, and power bus line segments
for line printer display as well as program use. The STAR-COMPILE
program is written in XEROX Basic in order to take advantage of its
unique feature of keyed file access. For this reason, the program
is nontransportable.
For each cell that has been placed, the STAR-COMPILE program
copies the cell library line segments with identifiers (as shown in
Figure 2.7) onto the array at the positions specified by the placement
program. Using the net lists, the line segments identifiers (that
were copied from the cell library) are changed to the identifiers
that describe all line segments associated with the original net.
These identifiers will be used later by the STAR-ROUTE program
which will supply line segments to interconnect all line segments
that have the same identifiers. An example STAR-COMPILE output is
shown in Figure 3.14.
To accomplish its task, the STAR-COMPILE program must have copied
into it, the correct bias for the chosen STAR size. The correct values
have been put into files called BIAS1, BIAS2, and BIAS3. This file
consists of a single line that must be inserted into the source
program.
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The files are shown in Table 3.3 with their corresponding STAR
sizes. Choose the bias file associated with the STAR size used
BIAS FILE STAR SIZE
BIAS1 8,24
BIAS2 16,54
BIAS3 28,94
TABLE 3.3 STAR-COMPILE Bias Files
in the placement program and use the following command to put it
into the STAR-COMPILF routine.
j'!
!C biasfile INTO S:STARCOMP
It is extremely important that INTO is used in this command as
it merges the BIAS file into the source program, S:STARCOMP,
and does not overwrite it.
a. Program Execution. The compile routine can be executed
from either the Demand mode or the Batch mode, but again the
Batch mode should be used whenever possible. The Batch command
is
!BATCH J:COMP
To execute STAR-COMPILE from the Demand mode the command
!T:CO"
is all that is needed. All output will come back to the screen.
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b. Compile Output. The narrative output file for the STAR-COMPILE
routine is called LPC. Also, diagnostics if any, are printed to a file
called CDO. Both of these files can be examined. The output used by
subsequent programs is STARAWK. Figure 3.14 is an example of the data
in the STARAWK file and is the format of the data for the STAR-ROUTE
input and output, STAR-PRINT input, and ARTWORK-MANART input.
i
From the program flowchart (Figure 3.1) it can be seen that, if
	
3
	 desired, the output of the compile program can be used as the input
to the STAR-PRINT display routine for a symbolic printout of the
	
£-	 compile data. This may be helpful to the user, but it is not a
i
necessary step.
3. STAR-ROUTE. The output file of the compile routine
(STARAWK) is also the input file to STAR-ROUTE, therefore no copy
command is needed.
The STAR-ROUTE. program performs the discretionary interconnections
of wiring through the use of net identifiers on available routir,F;
channels of the array. The program will seek the shortes t_ distance
between the line segments that have the same identifiers, and generate
line segments to complete the net. The generated line segments will
utilize the two levels of metal and VIAS (metal interconnects)
available to complete the net as specified. The program will avoid
areas of the array that have been labeled as barriers and will also
perform a short check and open check between the completed nets.
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ORIGINAL V Au
OF POOR QUALITY
APERATURE NO.
LEVEL ID
SEGMENT NO.	 END COMPONENTS
DATA TYPE
	
END LEVEL 1
SCALE FACTOR	 END LEVEL 2
END LEVEL 3
END LEVEL 4
END LEVEL 5
0.10000000E+02	 LINE SET
2008	 2048	 P001
2008	 2064	 P001
2032	 2000	 GLAND
2032	 2016	 X1 ,Y1	 GNND
2048	 2004	 X2:Y2 
COORDINATES	
P007
2048	 2060	 P007
2032	 2024	 P101
2032	 2048	 P101
2072	 2004	 SEGrII:NT	 P102
2072	 2060	 IDENTIFIERS	 P102
2096	 2004	 P101
2096	 2060	 P101
2144	 2004	 N010
2144	 2060	 N010
2216	 2004	 P102
2216	 2060	 P102
2264	 2004	 N070
2264	 2060	 N070
2288	 2004	 N060
2288	 2060	 N060
Figure 3.14 Example STAR-COMPILE Output
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Like the STAR-PLACE. routine, SPAR-ROUTE is also written in the
FORTRAN-IV programming language.
The route program has a control input file associated with each
of the STAR sizes. These are shown in Table 3.4.
CONTROL
FILE
STAR SIZE
n:C1N1 (	 8,24
D:C1N2 16,54
D:C1N3 28,94
TABLE 3.4 STAR-ROUTE Control Files
The user should choose the control file corresponding to the
STAR size used. The following command can then be used to update
the parameter file used by the STAR-ROUT?', program.
!C control file OVER D:CIN
If the user has a data set for which it is desired to perform
short distance routing before longer routing, the multipass capa-
bility of the STAR Router should be used. To activate multipass,
the user must edit the control input file (D:CIN), to add the
necessary information.
It should be noted, however, that this feature is not usually
helpful.. If the user desires to use multipass routing, more infor-
mation can be found in the "STAR Router User's Guide" NASA
Contractor Report 161213.14.1
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4STAR-ROUTE should always be run from the Batch mode, because
of the required memory size. Therefore, use the command
MATCH J : ROl7. F.
to execute the route program.
a. Router Output. During execution, router progress messages
and error messages w211 be written to file RLP. The run time
messages and progress messages are shown in Table 3.5. If the
Demand mode were used, these messages will also be returned to the
screen. Program diagnostic messages, if any, and accounting
information are output to files RDO, RLL, and RLO.
After execution of STAR-ROUTE, the user should copy the file
RLP and either fend which I/O unit the PR2D output file (routed
output) is on or, if routing was unsuccessful, determine why from
the error messages. I/O unit 11 corresponds to file F:11 and
I/O unit 10 is file STARAWKRT.
The output of the Route routine will be composed of data
from the STAR-COtf.PILE program plus line segment data generated to
complete all nets. Therefore, the file will resemble the
STARAWK file, except it will be larger.
4. STAR-PRINT. The STAR-PRINT routines produce a symbolic
layout of the STAR design. The input to the programs can either
be the output of STAR-COMPILE or the output of STAR-ROUTE. In
either case, the desired file should be copied over the input file
(S:IN) of STAR-PRWr by using the command S
1
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The following messages may appear on the run printout. Their
meaning is described at right.
Error Messages	 tieaning
ERROR OR END-OF-FILE WHILE 	 Bad or missing cards were found
READING CONTROL INPUT
	 in the control Input file.
MAXIMU^t GRID SIZE EXCEEDED 	 The product of the X and Y grid
dimensions exceeds 160,000.
PREMA'iURF END-OF-FILE HIT ON	 Input file scan did not fir_d the
PR2D INPUT	 end of Level 8 in the file.
GRID DIMENSIONS EXCEEDED	 Coordinates were found in the input
IN RIDP	 file which exceed the specified
grid dimensions.
CORE LIMITS EXCEEDED t+THILE	 The maximum space allocated for
PROCESSING PR2D INPUT
	
processing input data has been
overflowed. Input file is too large.
NON-ORTHOGONAL SEGMENT FOUND	 Nonorthogonal data has been found,
IN NODE XXXX.	 but the segment will be processed as
a Y-axis segment.
S
T
ACK OVERFLOW IN 3=YX	 A fatal overflow of available work
space has occurred.
MA_XIMUM. NODE SIZE EXCEEDED 	 Fatal overflow of node data storage
IN XX--XXX	 area.
i
FANOUT FAILURE ON NODE XXXX	 Fanout from a home segment is
completely block. Routing continues
with the next net.	 r°
ROUTE FAILURE ON NODE °XXX	 This message accompanies the previous
one. If it occurs singly, an unexplained
failure to complete a route has occurred.
The following progress messages will normally be printed out in sequence.
..PROCESSING INPUT DATA
..BUILDING AUXILIARY INPUT FILE
..ROUTING PROCESS INITIATED
FINAL AUXILIARY FILE IS ON I/O UNIT XX.
PR2D OUTPUT FILE IS Oil I/O UNIT XX.
..ROUTINE COMPLETE
3
• •. DI'ILDItdG PR21) OUTPUT FILE
TABLE 3.5 Run Time Messages
sj
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!C file OVER S:IN
The STAR-PRINT routines consist of programs STARSCROL and
i
STARDISP, which produce scrolls of line printer paper that are
joined to form a mosaic of the STAR layout, which is a symbolic
printout of the interconnection data. Like the compile routine,
botii of these programs are written in XEROX Basic. Therefore
they are not readily transportable.
The display rroduced by STAR-PRINT details the array grid
structure, the power bus structure, input/output and power pads,
device gate positions, first metal line segments, VIAS, second
metal line segments, and all net and pin identifiers. Therefore
x	 the basic instructions given in Chapter 2 still apply in reading
the mosaic.
Before executing the STAR-?RINT routines, the width of the
output device should be known in order to set the correct scroll
size. The file which does this is called STARPAR. Several files
have already been set up for commonly cued output devices and the
i
smallest STAR. These are shown in Table 3.6.
FILE
OUTPUT
DEVICE
132 COU N
STARPARI
LINE PRINTER
`I
STARPAR2 SILENT 700
STARPAR3 80 COLUMN
CRT
TABLE 3.6. STAR-PRINT Scroll Size Files
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,j If one of these files will not satisfy the user's need,
t	 another file can easily be created to better suit the STAR size
chosen and the output device.
f
{	 The format of the STARPAR file is
x y width length
where x and y are the grid points of the upper left corner of the
5	 scroll, width is the width of the scroll determined by the width of
the output device, and length is the length of the scroll determined
by the size of the STAR chosen. The length of the scrolls for the
i three STARS are: 100 for the smallest, 165 for the medium, and 260
for the largest.
For the first line of the file, x and y will both be 16. The
width and length are user determined. Then on the second line, x
is the value of x from the first line plus the width. The value
of y will always be 16, and the width and length will remain
constant. On the third line the value of x is the sum of thy:
second x and the width, and so on. An example is shown in
Figure 3.15.
3
16	 ' 16 62 260
78 16 62 260
140 16 62 260
202 16 62 260
164 16 62 260
Figure 3.15 STAR?AR Example
This file can be created using the BUILD command described
earlier in this chapter, or one of the existin a files can be
updated with the EDITOR.
i
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The desired width file should be copied over the existing
width file with the command
!C file OVER STARPAR
The STAR-PRINT routine can now be executed by either
!BATCH J:PRINT
for the Batch mode, or
!T:PRINT
for the Demand mode. Once again it is better to use the Batch
mode.
a. Program Output. The output of STAR-PRINT, as described
earlier, is the STAR mosaic and is contained in file STAROUT.
Figure 3.15 shows part of a mosaic created by the STAR-PRINT
routine. Files LPSD and SDDO are used for diagnostic output,
if any,
If after reviewing the symbolic output generated by STAR-PRINT,
the user determines that the layout is correct, the mask data can
be generated. If the routed output is not satisfactory, the user
may choose to
1) make manual net modifications in the Si'AR-COMPILE output and
resubmit to the STAR-ROUTE program,
2) edit the output of STAR-PLACE and manually rearrange Uie
placement of the cells, or
3) repeat the entire design cycle beginning with the STAR-
PLACE program, using the linear order option.
.I
i
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OF POOR QUALITY,
U1A
017
01N
o1q
020
021
02?
023
024
o2'i
O2b
027
028
029
Gio
0-41
p.l2
U33
934
00000U0000U0000U0UUU00U0000U
1 1 1 1 2 2 2 2 2 2 2 2 2 2 3 3 3 .3 3 3 3 3 3 3 4 4 4 4
6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 d 9 U 1 2 j
N	 tv
1	 1
I	 I
Iltl
I	 I
I0I0
I	 I[N IN
1	 1
IIII
--------------------•-•-----------------------
- IIII
- 1III111IIIIIILIII1tIIIIIiI111 1111II11iI
- 0	 0 I I
-	 fi--- q-•• --• tl-----------N--••----•-------+---
-	 d16 IC I  IR P	 IeIG IP PININ N Ire	 P
-	 l	 I i I I I	 1 I I	 I I
-	 IAI,4 11 Itv 10 1	 MN 11 3I11U	 1 Iu	 3
-	 I	 I I I I I	 i	 I I	 I I	 I	 I l	 i
-	 I -4IN 4 N 1010 Iu	 N 10 3111ttu I1	 3
-	 IHIU I Iu II 1	 I2	 U I1 .31u	 Ulr_ Iu	 3
-	 I	 I I i 1 I I -•-- -•---
- 16 I P PIN IP P	 tN P I N PININIP IN P
-	 I	 I I	 I I F------+---•-+----+---
-	 I A IN U 1 L I 1 10 3	 it	 L I1 if11u11 I 
-	 l	 I 1 t	 I I I	 I	 1 I	 1 I	 1	 1 I	 1
-	 IRIN 10 IU	 0 10 3	 IoIU 10 31116	 a I1	 .3
-	 I	 I I III I I	 1 I I	 1 I
-	 1k10 it I S I I I7 3	 1215 11 310lu	 d to	 3
--+-+ --- u-----+s----------- a-------+-----------
-	 IMIv IN IPIN IN P	 1NI OJ IP a I'vl'v	 N IN v
-	 I	 I I III 1 I	 I I I	 I 1
Figure 3.16 Example STAR-PRINT Output_ (Mosaic)
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The first option requires a good understanding of the STAR-
COMPILE and STAR-ROUTE outputs and is probably the hardest of the
three. The second choice requires a knowledge of the format of the
STAR-PLACE output file, which is described in the section on STAR-
PLACE under Placement Output, with an example in Figure 3.5. The
user would also have to know a more logical placement of the cells.
The third method is probably the easiest, although it also requires
knowing a more logical cell order, and still may not produce
desirable results.
5. ARTWORK-MANART. The output from the STAR-ROUTE program
is used as the input for the ARTWORK-MANART artwork generation program,
which creates the mask data for the first metal layer mask, the
VIA mask, and the second metal layer mask. These three masks are
used to convert the STAR understructure into the user's circuit.
Information on how to use the ARTWORK-MANART program can be found
in NASA Contractor Report 150782.
1
AN
fl . CHAPTER 4, STAR PERIPHERY
A. INTRODUCTION
This chapter describes the structure and placement of the circuitry
surrounding the Standard Transistor Array. This circuitry includes the
input/output pads and the power pads. This information could prove helpful
if manual placement or routing is attempted.
B. PERIPHERY STRUCTURE
The STAR periphery circuitry consist of multiple use pad cells that
can be converted into input, output, and power pads, along with the STAR
power structure. All examples will be in CMOS bulk metal-gate.
1. Pad Cells. The pad cells consist of side input pads, top/bottom
input pads, side output pads, top/bottom output pads, side dummy pads, top/
bottom output pads, side dummy pads, top/bottom dummy pads, a ground pad,
and a VDD pad. The dummy pads are merely unused input/output pads. The
small STAR has 16 pads, the medium STAR has 36 pads, and the large STAR has
64 pads. Of these pads, two are allocated for use as power pads: V DD and
ground.
On the STAR symbolic display, all of these pads are represented by
a string of symbols for top layer metal (IIIII). These are located around
the outer edges of the array.
a. Input Pads. In the STAR input file, input pads are type 9200.
For input pads placed by the STAR-PLACE program at the top or bottom of the
STAR, the type numbers are unchanged, however., for input pads placed at
the sides of the STAR, the tvpe number is changed to 9100.
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Each input pad has protective circuitry associated with it as
shown in Figure 4.1, to protect the device against burnout resulting
from accumulation of static charge on package terminals. Figure 4.1
illustrates the schematic of the input pad as well as the actual layout.
b. Output Pads. The output pads are entered in the input file
as type 9210. If they are placed at the top or bottom of the array, the
type numbers are not changed. For an output pad placed at the left, the
i
type number is changed to 9110. For output pads placed at the right,
the number is changed to 9120.
An output pad is shown in Figure 4.2, and from the layout it
can be seen how the input circuitry is bypassed when the pad is defined
as an output. Metal is used to short out the diffused resistor.
c. Ground Pad. The leftmost pad on the bottom of the STAR
array is designated as the ground pad, and it does not have a type number,
nor does it have to be assigned in the input file.
d. VDD Pad. The rightmost pad on the top of the STAR is
designated as the VDD power pad. It does not have a type number, nor
does it need to be assigned in the input file.
2. STAR Power Structure. The STAR is surrounded and interlaced
by a power structure consisting of ground and V DD , and connected to
their respective pads. Figure 4.3 illustrates the STAR power structure
as represented by the STAR symbolic output, as explained in Chapter 2.
The pad locations for the small STAR are also shown. Although 18 pad
locations are sho,#m, only 16 are available for use. The center pads
on the top and bottom of the STAR are used for testing purposes. Tliis
1	 is true for all three STAR sizes.
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As illustrated in Figure 4.3 the horizontal parts of the
power structures are top layer metal, while the vertical portions of
the structure consist of bottom layer metal.
All of the pads are implemented in top layer metal except
the I/O interconnection pads (in the center) which consist of both
layers of metal.
More detailed pictures os the three arrays are shown in
Figures 2.3-2.5, with the pads being clearly visible.
C. PAD LOCATIONS
Since the STAR is based on a grid system Tables 4.1-4.3 show the
x and Y locations of the pads for the three STAR structures as assigned
by the STAR-PLACE program. The STAR grid system, however, begins
at the point 16, 16 to allow the symbolic cisplay of output pads on
the top and left side of the array. The pad assignments are then
output to the file PLACEOUT, where they can be viewed or modified if
necessary. An example PLACEOUT file is shown in Figure 3.5.
The tables also contain the type numbers which are assigned to
the pads by the STAR-PLACE program according, to their location and
function.
The minus sign in front of the y value (-25) of the top pads
indicates that the pad is located above the ground power structure.
D. MODIFYING PAD LOCATIONS
If the user is not satisfied with the computer generated placement
of the cells and pads, the STAR-PLACE output file, PLACEOUT, can be
modified as explained in Chapter 3.
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If the pad locations are to be changed, the type numbers may also
have to be changed. This can be verified from the tables. The
following example illustrates a modification of the pad locations and
types in the PIACEOUT file.
From Figure 4.4 it can be seen that cells 6-8 are input pads with
cells 6 and 7 placed at the top of the STAR and cell 8 placed on the
right side. Cell 9 is an output pad placed at the bottom and cell 10
is an output pad placed at the top of the STAR.
The user would rather have all input pads on the top and all
output pads on the bottom, so the locations of cells 8 and 10 must
be changed. The type number of cell 8 must also be changed. The
corresponding modifications are shown in Figure 4.5, emphasized by
underlining.
Cell 8 has been changed to a type 9200 at locatior 24,-25.
Cell 10 has been changed to location 24, 89.
The rest of the STAR programs can now be executed to provide
routing.
i
.f
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Figure 4.5. Modified PLACEOUT File
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Figure 4.4. Original PLACEOUT File
ILE
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PLI I:A: - 1 -1
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ORIGINAL ME IS
OF POOR QUALITY
384 TRANSISTOR STAR	 16 PADS
TYPE NUMBER IN PLACEOUT FILE
LOCATION x y INPUT OU1 UT
TOP 24 •-25 9200 9210
39 -25 9200 9210
69 -25 9200 9210
84 -25
VDD vDD
LEFT SIDE 17 25 9100 9110
17 41 9100 9110
17 57 9100 9110
17 73 9100 9110
BOTTOM 24 89 GND GND
39 89 9200 9210
69 89 9200 9210
89 89 9200 5210
RIGHT SIDE 96 25 9100 9120
96 41 9100 9120
96 57 9100 9120
96 73 9100 9120
TABLE 4.1 PAD LOCATIONS AND TYPES FOR SMALL STAR
ORIGINAL PACE 19
OF POOR QUALITY
1728 TRANSISTOR STAR	 36 PADS
TYPE NUMBER IN PLACEOUT FILE
INPUT OUTPUTLOCATION x y
TOP 24 —25 9200 9210
39 —25 9200 9210
54 —25 9200 9210
69
—25 9200 9210
84 —25 9200 9210
114
—25 9200 9210
129 —25 9200 9210
144
—25 9200 9210
159 —25 91.100 9210
174 —25
VDD vDD
LEFT SIDE 17 25 9100 9110
17 41 9100 9110
17 57 9100 9110
17 73 9100 91?_0
17 89 9100 9110
17 105 9100 9110
17 121 9100 9110
17 137 9100 9110
TABLE 4.2. PAD LOCATIONS AND TYPES FOR MEDIUM STAR
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N
1728 TRANSISTOR STAR
	 36 PADS
TYPE NUMBER IN PLACEOUT FILE
INPZTT OUTPUTLOCATION	 r, y
BOTTOM 34, 153 GND GND
-40 153 9200 9210
54 153 9200 9210
69 153 9200 9210
84 153 9200 9210
114 153 9200 9210
129 153 9200 9210
-^`
l
` 153 9200 9210
159 153 9200 9210
174 153 9200 9210
RIGHT SIDE 186 25 9100 9120
186 41 9100 9120
186 57 9100 920
186 73 9100 9120
186 89 9100 9120
186 105 9100 9120
186 121 9100 9120
1`96 137 9100 9120
ORIGINAL 	 y?,
OF POOR QUALI + Y
^s
Y
TABLE 4.2 (Continued). PAD LOCATIONS AND TYPES FOR MEDIUM STAR
FJLV
ORIGINAL
OF POOR'_
5264 TRANSISTOR STAR	 64 PADS
TYPE NUMBER IN PLACEOUT FILE
INPUT OUTPUTLOCATION x	 y
TOP 24 -25 9200 9210
39 -25 9200 9210
54 -25 9200 9210
69 -25 9200 9200
84 -25 9200 9210
99 -25 9200 9210
114 -25 9200 9210
129 -25 9200 9210
144 -25 9200 9210
179 -25 9200 9210
189 -25 9200 9210
204 -25 9200 9210
219 -25 9200 9210
234 -25 9200 9210
249 -25 9200 9210
264 -25 9200 910
279 -25 9200 9210
294
-24 vDn vDO
TABLE 4.3. PAD LOCATIONS AND TYPES FOR LARGE STAR
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5264 TRANSISTOR STAR	 64 PADS
TYPE NUMBER IN PLACEOUT FILE
LOCATION x y	 INPUT	 OUTPUT
LEFT SIDE 17 25 9100 9110
17 41 9100 9110
17 57 9100 9110
17 73 9100 9110
17 89 9100 9110
17 105 9100 9110
17 121 9100 9110
17 137 9100 9110
17 153 9100 9110
17 169 9100 9110
17 185 9100 9110
17 201 9100 9110
17 217 9100 9110
17 233 9100 9110
BOTTOM 24 249 GND GND
39 249 9200 9210
54 249 9200 9210
69 249 9200 9210
84 249 9200 9210
99 249 9200 9210
114 249 9200 9210
TABLE 4.3 (Continued). PAD LOCATIONS AND TYPES FOR LARGE STAR
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OF P0011 4` ALI'i Y,
5264 TRANSISTOR STAR	 64 PADS
TYPE NUMBER IN PLACEOUT FILE
INPUT OUTPUTLOCATION x y
BOTTOM
129 249 9200 9210
144 249 9200 9210
174 249 9200. 9210
189 249 9200 9210
204 249 9200 9210
219 249 9200 9210
234 249 9200 9210
249 249 9200 9210
264 249 9200 9210
279 249 9200 9210
294 249 9200 9210
RIGHT 306 25 9100 9120
SIDE
306 41 9100 9120
306 57 9100 9120
306 73 91QO 9120
306 89 9100 9120
306 105 9100 9120
306 121 9100 9120
306 137 9100 9120
306 153 9100 9120
TABLE 4.3 (Continued). PAD LOCATIONS AND TYPES FOR LARGE STAR
s	 ^^
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5264 TRANSISTOR STAR
	 64 PADS
TYPE NUMBER IN PLACEOUT FILE
INPUT OUTPUTLOCATION x y
RIGHT
SIDE 306 169 9100 9120
306 185 9100 9120
306 201 9100 9120
306 217 9100 9120
306 233 9100 9120
ry
TABLE 4.3 (Continued). PAD LOCATIONS AND TYPES FOR LARGE STARf
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1CHAPTER 5. STAR-CELL SIMULATION
A. INTRODUCTION
This chapter briefly describes hot/ the dynamic performance data
for the STAR logic cell family were obtained and the circuit simulation
program used. A table is included which lists all of the derived STAR
device model parameters used in the simulation program. A more
detailed analysis of the derivation of the parameters and the simulation
is to be documented in a rater report.
R. PROGRAM A"D MODEL CHOICE
The circuit simulation program SPICE was selected for the simulation
cf the dynamic response of the standard cells contained in the STAR
i
library because of its capability to handle nonlinear transient analysis
and the device models it provides. The physical parameters for the
i
NASA process specification dated January 22, 1980.
The MOSFET model used in SPICE is very imilar to the model proposedY	 P P
by Shichman and Hodges [9]. It includes a representation of the effect
f
3
of substrate bias on threshold voltage *and the channel length modulation
effect.
The SPICE device model, as used, provides an adequate d.c. repre-
sentation of MOSFET devices without excessive complexity as long as the
MOSFET devices are not in the short-channel region of operation.
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I	 C. STAR DEVICE MODEL PARAMETERS
r
'	 The complete STAR parameters used in the SPICE program are
(	 tabulated below in Table 5.1.
1
PARAMETER NMOS UNITS PMOS
V 1.07 Volts -1.26
TO
.71 Volts -	 .58
S 45.3x10-6 A/Volts2 -22.1x10-6
y 1.61 Volts -.43
RD 10 Q 20
RS 10 Q 20
CGS .1 pf .1
CGD .1 pf .1
CGB .0 pf .1
CBD .2463 pf .0681
CBS .2463 pf .0681
PB - ¢ B - X 0 .7288 Volts -.6178
1S 10-14 Amps 10-14
TABLE 5.1 SPICE Model Parameters for STAR
W 1  x
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D, CIRCUIT SIMULATION
1. Description of SPICE. SPICE, the program chosen for use, is
a general purpose simulation program for integrated circuits. It
contains the three basic analysis capabilities which provide the bulk
of information of a circuit's performance: a) non-linear d.c. analysis,
with the provision of "stepping" an input source to obtain a set of
static transfer curves, b) small-signal, sinusoidal steady-state
analysis, and c) nonlinear, time-domain transient analysis.
Built-4A models are included for the most common semi-
conductor devices: diodes, bipolar junction transistors (BJT's),
junction field-effect transistors (JFET's), and metal-oxide-
semiconductor field-effect transistors (MOSFET's). The BJT models
are based on the :nodel of either Tummel-Poon or Ebers-Moll, and the
moe els for the FET's are derived from the formulations of Shichman
and Hodges.
2. Procedure for Generating Dynamic Data. Each standard cell
was analyzed with a capacitive load which approximates the gate
capacitance of the load and the stray capacitance of the metal
interconnections. A unit load, or fan-out of 1, is defined as 0.56 pf,
and therefore additional fan-outs are just multiple values of 0.56 7f,
The input signal to the circuits during the generation of
the dynamic data was the output of an inverter stage which acted as
a buffer against the programmed input pulse. Therefore this buffer
minimizes the effect of the transition time of the input of the
dynamic data. Figure 5.1 illustrates the circuit configuration
used to test the logic cells.	
i
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From experimental simulations at fan-outs ranging from 1 to 8,
it was found that the transition times and propagation delays were
approximately linear. Therefore only fan-outs of 1 and 8 at supply
voltages of 4,5,6 and 10 volts d.c. were used in all subsequent
simulations. The data obtained from these simulations is shown in
Table 5.2 for each of the STAR cells.
From plotting this data over the operating voltage range it
was found that a power curve of the form
y=axb
provided an almost perfe ,• tfit, where a and b are of the form
^lnyi	^lnxi
aexp	 n	 -b n
(Ilnxi)(Ilnyi)
^(lnxi)(lnyi)	
nb =
F(in:: i ) 2
	-
("lnxi) 2
n
and x is the value being used for VDD .
The equations describing the dynamic performance curves shown in
the Appendix are given in Table 5.3, with v substituted for x
Therefore, it is seen that the dynamic performance data can be
obtained in three ways. The values can be read directly from the curves,
or for more precise values, the equations in Table 5.3 can be utilized.
However, if a VDD of 4,5,6 or 10 volts was used the corresponding
values can be found directly from fable 5.2.
i01
,U
OF POOR QUKLITY
MEASURED MEASURED
TRANSITION DELAYS PROPAGATION DELAYS
TOR T 1 TOF TIF TOHL I T ILH TGHL T1HLI
CELL V
DD
1120 4 41.4 30.2 16.6 6.2 42.3 15.0 15.0 2.8
5 29.1 20.9 11.6 4.8 37.6 10.4 8.4 2.2
6 22.6 16.0 9.4 3.6 26.4 7.8 5.6 2.0
10 10.0 8.4 5.7 1.8 11.3 3.3 4.4 .8
1130 4 105.1 46.1 24.5 6.4 71.9 22.8 16.0 2.8
5 71.3 31.8 15.4 5.0 49.6 14.6 11.6 2.0
6 39.9 26.7 12.4 3.6 36.0 11.2 8.7 1.8
10 26.4 12.6 4.1 2.2 17.0 5.6 7.9 1	 .1
1140 4 146.1 61.5 24.1 6.9 104.7 29.8 (	 15.9 2.9
5 98.3 43.0 17.6 4.8 69.7 20.0 10.6 2.0
6 73.3 33.2 12.1 4.1 51.3 15.0 1	 8.9 1.5
10 35.9 16.9 6.3 2.4 23.6 7.6 3.4 .8
1220 4 26.1 13.9 26.3 13.0 23.4 6.4 21.4 7.8
5 18.0 9.8 18.3 10.8 14.7 4.6 11.9 5.7
6 14.7 7.4 13.0 8.4 10.6 3.6 9.9 4.3
10 7.1 4.1 6.9 4.3 4.7 1.8 5.6 2.0
1230 4 35.1 13.9 45.9 23.9 26.1 6.9 36.0 12.6
5 25.1 9.7 33.0 16.8
	 i 17.7 4.6 23.9	 1 8.6
6 19.6 7.6 24.6 13.2 12.4 3.6 18.1
	 I 6.9
10 10.3 3.8 13.8 6.6 5.6 2.0 8.7
	 + 3.2
1240 4 42.3 14.1 72.0 32.8 28.9 7.1 55.7 17.2
" 5 ` 30.9 10.0 51.4 23.2 19.0 4.8 37.3 12.2
6 2+4.7 7.4 39.3 17.8 14.4 3.6 28.6 9.0
10 13.1 4.1
	 ( 19.3
	
1
9.4 6.6 2.0
	
1
13.9 ,.y
Table 5.2. Metal Gate Dynamic Performance Data
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MEASURED MEASURED
TRANSITION DELAY'S PROPAGATION DELAYS
TOR T 1 TOF T1F TOLH T1LH TOHL T1HL
CELL V
DD
1300 4 24.0 19.2 16.1 6.8 16.1 I	 9.6 14.0 4.2
5 16.5 14.2 13.2 5.5 12.3 7.1 9.5 3.3
6 11.1 11.0 11.9 4.4 9.1 4.0 5.1 2.6
10 5.1 5.4 5.3 2.4 4.4 2.2 3.7 .4
1310 4 14.0 7.0 13.6 3.4 13.3 3.8 11.3 2.4
5 10.6 4.8 13.7 1.8 9.3 2.4 7.9 1.6
6 7.3 3.8 7.4 2.2 6.7 1.8 5.0 1.4
10 4.9 1.5 4.3 1.0 2.3 1.0 2.4 .8
1330 4 48.0 27.0 28.6 14.6 12.0 7.8 11.6 6.2
5 31.6 17.4 20.3 12.1 8.2 5.6 7.6 4.8
6 23.7 14.4 14.1 8.2 5.4 3.6 4.7 3.2
10 12.9 7.2 10.6 3.4 1.7 1.8 3.1 1.2
1360 4 21.0 2.8 30.0 1.4 19.7 1.8 15.7 1.8
5 15.7 1.8 22.4 .3 13.1 1.2 8.0 1.4
6 13.3 1.0 17.6 .6 8.3 1.0 5.3 1.0
10 7.4 .8 10.7 .4 4.9 .1 .6 .6
1520 4 17.4 3.6 22.7 1.8 17.4 2.2 14.7 1.8
5 13.3 2.4 16.1 1.2 10.9 1.6 9.7 1.4
6 10.7 1.8 13.4 .8 8.7 1.8 5.3 1.0
10 6.4 .8 7.6 .6 3.7 .4 1.4 .8
1.620 4 18.0 13.4 12.7 6.0 42.9 7.1 30.4 3.6
5 12.0 9.8 8.9 4.4 27.3 5.2 20.1 2.6
6 9.7 7.4 7.7 3.2 21.4 3.6 15.7 1.8
10 5.3 I 3.8 4.7 1.8 9.7 , 1.8 6.1 1.3
Table 5.2(Continued). Metal Gate Dynamic Performance Data
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OF POOR QLVAIJIV
MEASURED
I
I	 MEASURED
TRANSITION DELAYS PROPAGATION DELAYS
TOR T 1 TOF T 1 TOHL T1LH TOHL T1HLCELL VDD
1630 4 23.3 13.6 12.6 6.2 59.3 8.0 33.1 4.1
5 17.3 9.4 8.9 6.2 39.1 5.4. 22.1 2.6
6 12.9 7.1 7.7 3.2 29.1 4.1 16.6 2.0
10 7.3 3.8 4.7 1.8 13.6 2.0 7.4 .8
1640 4 28.9 14.1 12.4 6.4 77.7 8.8 33.0 4.2
5 19.9 10.0 8.6 4.8 51.7 6.0 23.1 2.6
6 16.6 7.6 7.4 3.6 37.9 4.3 17.6 2.0
10 9.1 4.1 5.9 1.5 17.4 2.2 8.4 .8
1720 4 13.1 13.9 19.3 6.6i
30.1 6.9 54.4 5.0
9.0 9.8 13.6 4.8 19.6 4.8 35.6 3.4
6 6.6 7.6 10.3 3.8 14.4 3.6 27.3 2.4
10 4.3 3.8 6.7 1.8 6.7 1.8 9.7 1.8
1730 4 25.4 19.0 31.4 13.4 44,4 9.2 115.3 9.4
5 18.3 14.1 25.0 8.1 30.6 7.2 70.0 6.1
6 12.4 10.6 21.7 6.0 21.4 5.0 57.3 3.8
10 7.1 5.4 11.9 3.0 9.0 2.8 35.6 2.0
1740 4 26.0 19.6 47.3 10.8 45.0 7.0 152.7 9.8
5 19.4 15.0 34.6 8.1 37.1 5.3 123.6 7.1
6 13.4 10.6 27.1 6.8 22.3 4.2 73.6 4.3
10 7.1
99.1
5.4 14.9 3.0 10.1 2.8 32.9 3.1
1820 4 48.8 69.4 14.8 63.7 14.4 57.3 6.7
5 76.9 21.2 47.7 11.8 40.3 9.4 35.3 6.5
6 58.3 16.4 36.3 10.8 32.0 7.0 28.1 4.0
10 19.4 13.2 21.0 4.2 I	 23.4 3.6 13.6 2.0
Table 5.2(Continued). Metal Gate Dynamic Performance Data
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ORIGINAL PAGE 19
OF POOR QUALITY
MEASURED MEASURED
TRANSITION DELAYS PROPAGATION DELAYS
TOR T1R TOF T1F TOHL T1LH TOHL T1HLCELL VDD
1830 4 26.4 10.6 30.7 10.2 61.3 17.8 84.0 20.6
5 18.3 7.2 25.4 7.1 40.8 12.1 48.9 13.3
6 15.9 5.8 19.0 5.6 30.7 10.2 36.7 10.2
10 8.9 3.0 12.1 2.6 12.0 4.2 17.1 5.4
1900 4 79.6 27.2 68.6 11.8 79.1 15.2 57.0 8.4
5 65.3 17.8 51.4 10.6 39.7 10.2 30.9 5.8
6 53.3 16.4 43.7 7.4 28.6 .7.6 21.9 4.4
10 27.9 8.6 24.6 3.4 15.4 3.6 10.6 2.0
1910 4 141.1 33.4 83.0 18.2 72.4 21.8 165.0 7.0
5 76.9 21.2 47.6 10.4 33.0 16.4 98.2 (	 5.4
6 63.6 14.6 36.4 7.8 29.9 7.2 73.4 I	 3.6
10 31.3 8.0 18.9 4.4 13.7 4.6 42.9 1.6
1920 4 110.1 30.6 72.0 18.2 57.7 14.4 155.0 7.0
5 76.7 21.4 57.9 10.0 42.5 10.3 105.1 5.2
6 58.4 16.2 45.0 8.4 28.6 7.6 74.4 3.6
10 29.1 7.8 25.3 3.8 13.7	 ( 4.6 43.9 1.6
231.0 4 40.3 30.4 28.3 13.6 32.7 14.4 23.0 7.0
5 25.9 19.8 20.9 10.0 23.3 12.2 13.0 4.2
6 20.4 14.8 15.6 7.6 16.3 6.6 10.3 3.8
10 11.0 8.4 9.3 3.8 7.4 3.6 4.7 1.8
Table 5.2(Continued). Metal Gate Dynamic Performance Data
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ORIGINAL rA';"' 19
OF POOR QUALM
CELL
NO.
OUTPL7 DELAY EQUATIONS
TOR a TIR TOF TIF
1120 354.61(v)-1.55 196.74(v)-l'38 75.44(v)-1.14 41.94(v)-1'37
1130 784.09(v)-1.52 313.95(x)-1.40 363.98(v)-1.94 31.99(v)-1.17
1140 1150.20(v)-1.52 414.59(v)-1.40 182.42(v)-1.47 30.77(v)-1.12
1220 178.36(v)-1.40 82.86(v)-1.32 189.00(v)-1.45 96.76(x)-1.36
1230 215.66(v)-1'33 94.63(v)-7.40 269.26(v)-1.30 161.09(v)-1.39
1240 242.17(v)-1'27 86.49(v)-1.34 518.04(v)•-1'43 207.26(v)-1.35
1300 246.77(v)-1.70 131.80(v)-1.39 95.26(v)-1.23 34.25(v)-1.15
1310 65.02(v)-1.16 72.75(v)-1.68 98.36(v)-1.36 16.37(v)-1.21
1330 314.46(v)-1.40 178.44(v)-1.40 112.04(v)-1.06 155.26(v)-1'65
1360 98.58(v)-`'13 15.20(v)-1.34 135.80(0-1.11 7.07(v)-1.29
1520 76.70(v)-1.08 33.69(v)-1.63 110.20(v)-1 17 7.94(v)-1.16
1620 102.68(v)-1'30 89.15(v)-1'38 51.15(v)-1.05 35.93(v)-1.31
1630 131.29(v)-1'26 87.55(v)-1'37 50.45(v)-1.04 38.05(v)-1.34
1640 151.97(v)-1.23 86.89(v)-1.34 31.35(0-0.75 61.62(v)-1.60
1720 62.33(v)-1.19 95.49(v)-1.41 85.73(v)-1.13 47.23(v)-1.42
1730 167.50(v)-1.39 127.77(v)-1.38 138.75(v)-1.06 111.30(v)-1.59
1740 186.22(v)-1.43 142.47(v)-1.43 262.04(v)-1.25 78.04(v)-1.40
1320 1371.55(v)-1'82 204.68(v)-1'27 385.11(v)-1'28 109.77(v)-1.39
1830 124.48(v)-1.15 66.20(v)-1.35 128.23(v)-1.03 78.68(v)-1.48
1900 413.53(v)-1.16 136.90(v)-1'21 312.96(v)-1.11 93.52(v)-1.42
1910 1088.83(v)-1.56 255.32(v)-1.53 635.96(x)71.55 124.26(v)-1.48
1920 791.25(v)-1'44 235.50(v)-1'48 361.46(x)-1.16 158.46(v)-1.64
2310 252.43(v)-1.38 187.17(v)-1.37 145.49(v)-1.21 93.57(v)-1.39
Table 5.3. Metal Gate Dynamic Performance Curve Equations
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CELL
NO.
PROPAGATION DELAY EQUATIONS
TOLH T1LH ^ TOW?. T1HL
1120 380.44(v)-1.51 115.49(v)-1.49 69.26(v)-1.26 20.48(v)-1.38
1130 620.11(v)-1.57 171.33(x)-1.50 38.71(v)-0.73 789.44(v)-3.76
1140 950.29(0-1'61 219.01(v)-1'47 162.67(x)-1'67 19.04(v)-1.39
1220 244.29(v)-1.73 42.70(v)-1.38 125.31(v)-1.38 62.18(v)-1.49
1230 261.80(x)-1.68 40.26(v)-1'32 I	 288.74(v)
-1.53 96.11(v)-1.48
1240 261.19(v)-1.60 43.95(v)-1.36 426.39(v)-1.46 138.53(v)-1.51
1300 119.49(x)-1.43 90.20(v)^1.64 92.05(v)-1.45 I	 217.77(v)-2.66
1310 204.41(v)-1.94 24.75(v)-1.42 117.12(v)-1.70 I	 11.10(v)-1.15
1330 253.97(v)-2.16 71.77(v)-1.62 73.84(v)-1'42 85.43(v)-1.84
1360 145.63(v)-1.50 209.62(v)-3'23 2596.99(v)-3.59 9.45(v)-1.21
1520
-1.66
166.88(x) -1.8734.82(x)
-2.62
594.29(x) -0.685.62(x)
1620
1.59373.27(x) -1.5157.04 (v)
-1.74
341.48 (v) -1.0915.05 (v)
1630 517.41(v)-1.59 61.45(v)-1.50
I	
306.95(x)-1'62 46.22(v)-1.75
1640 712.72(v)-1.62 67.63(v)-1.50 255.16(v)-1.49 48.21(v)-1.78
1720 272.93(v)-1.62 50.56(v)-1.46 745.68(v)-1'88 19.79(v)-1.08
1730 501.84(v)-1'75 57.04(v)-1.32 993.90(v)-1.60 89.51(v)-1'68
1740 498.07(v)-1.69 26.18(v)-0.99 `	 1781.60(v)
-1.74 50.99(x)-1.25
1820 229.87(x)-1.03 106.40(v)-1.49 i	 442.54(v)
-1.53 52.86(v)-1.41
1830 720.34(v)-1'78 155.74(v)-1.56 (
	 797.89(v) -1.69 138.83(v)-1.43
1900 691.13(v)-1.69 127.51(v)-1.56 585.29(v)-1.77 72.17(v)-1.56
1910 631.13(v)-1'69 231.70(v)-1.75 1030.74(v)-1'41 71.16(v)-1.65
1920 522.35(v)-1.59 75.17(x)-1.23 943.37(v)-1.36 68.83(v)-1.63
2310 313.85(v)-1.63 132.55(v)-1'58 212.32(v)-1'67 46.53(v)-1.42
Table 5.3 (Continued). Metal Gate Dynamic Performance
Curve Equations
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APPENDIX
W.
A. INTRODUCTION
This appendix contains the data sheets of the cells that
currently comprise the STAR Standard Cell Library. The information
that is given on the data sheets is described along with an
explanation of how to interpret the dynamic performance curves.
B. DATA SHEETS
Data Sheets are given for each of the cells listed in Table 2.1.
Each data sheet contains the following information:
Cell family technology.
Descriptive name of the cell indicating its function.
Cell identification or pattern number. This number
identifies the cell in the input data to the automatic
placement and routing program.
Number of devices comprising each cell and the number
of pins each cell has.
Width of the cell in grids (1 grid = 0.8 mils).
Logic symbol, including pin numbers by which the net list
is generated, plus the Boolean equation describing the cell
function.
Cell truth table.
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. Circuit schematic of the logic configuration as it relates
to the actual STAR cell, including the labeling of each
input and output node.
. Dynamic performance data as functions of supply voltage.
. Legends on how to interpret the dynamic data including
equations for use with the data from the curves to obtain
the overall results.
Capacitance at each input connection in both absolute units
and values normalized about 0.56 pF.
Dynamic performance data for the logic cells are given in the
form of curves showing transition times and propagation delays as
functions of supply voltage. These curves were generated from the
data shown in Table 5.2. The equations for the curves are given in
Table 5.3. The transition time is measured over the 10 to 90 percent
rise and fall times. The transition graph is comprised of four curves.
The curve labeled TOR is the rise time if the device was driving no
load. The curve labeled T1R is the additional rise time if the device was	
i
driving a single load of 0..56 pF. To obtain the total rise time, add
the time obtained from the TOR curve at the desired voltage to the
time obtained from the TIR curve at the same voltage, multiplied by the
desired fan-out (F/0). The fan-out is the normalized load that the
cell under consideration is driving. The same procedure holds for the
fall-time curves (T OF and 
T1F).
Because of space limitations only one of the rise curves and one
of the fall curves on each graph could be labeled. If two curves over-
lap, both labels are given in the irder of the position of the curves.
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For example, to determine the rise and fall times of a two-
input NOR cell (1120) driving a total load of 4.30 pF for a normalized
load of 7.68, at VDD s lOv, the following values would be obtained
from the graph for the 1120.
TOR = 10 ns	 TOF = 6 ns
T1F. = 8 ns
	
TIF = 2 ns
These values would be used in the following equations to obtain the
overall results.
T  = TOR + T1R(F/0)
	
T  = TCF + TIFF/0)
= 10 + (8)(7.68)	 = 6 + (2)(7.68)
= 71.4 ns	 = 21.4 ns
The propagation delays were measured at the 50 percent signal
swing level for positive and negative going input signals. The
previous explanation is valid for these curves, where TOLH is the
low to high propagation delay for no load and T 	 Is the high to
OHL
low propagation delay for no load.
	 TILH 
and TIHL are the additional
delays for a single load.
On the reverse side of the data sheets are the STAR symbolic:
displays of each of the cells that can be displayed. Presently,
the pads cannot be displayed.
The cells appear as they are displayed by the STARLTBLIS
program without the tabular listing of the segment data. The
symbolic displays of the cells are explained in Chapter 2.
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